| 
									
										
										
										
											2021-04-05 14:23:58 +03:00
										 |  |  | // Copyright 2015-2016 Espressif Systems (Shanghai) PTE LTD
 | 
					
						
							|  |  |  | //
 | 
					
						
							|  |  |  | // Licensed under the Apache License, Version 2.0 (the "License");
 | 
					
						
							|  |  |  | // you may not use this file except in compliance with the License.
 | 
					
						
							|  |  |  | // You may obtain a copy of the License at
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | //     http://www.apache.org/licenses/LICENSE-2.0
 | 
					
						
							|  |  |  | //
 | 
					
						
							|  |  |  | // Unless required by applicable law or agreed to in writing, software
 | 
					
						
							|  |  |  | // distributed under the License is distributed on an "AS IS" BASIS,
 | 
					
						
							|  |  |  | // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 | 
					
						
							|  |  |  | // See the License for the specific language governing permissions and
 | 
					
						
							|  |  |  | // limitations under the License.
 | 
					
						
							| 
									
										
										
										
											2018-06-30 23:06:50 +02:00
										 |  |  | 
 | 
					
						
							|  |  |  | #include "esp32-hal.h"
 | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2021-04-05 14:23:58 +03:00
										 |  |  | #if CONFIG_SPIRAM_SUPPORT || CONFIG_SPIRAM
 | 
					
						
							| 
									
										
										
										
											2018-06-30 23:06:50 +02:00
										 |  |  | #include "soc/efuse_reg.h"
 | 
					
						
							|  |  |  | #include "esp_heap_caps.h"
 | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2021-04-05 14:23:58 +03:00
										 |  |  | #include "esp_system.h"
 | 
					
						
							|  |  |  | #ifdef ESP_IDF_VERSION_MAJOR // IDF 4+
 | 
					
						
							|  |  |  | #if CONFIG_IDF_TARGET_ESP32 // ESP32/PICO-D4
 | 
					
						
							|  |  |  | #include "esp32/spiram.h"
 | 
					
						
							|  |  |  | #elif CONFIG_IDF_TARGET_ESP32S2
 | 
					
						
							|  |  |  | #include "esp32s2/spiram.h"
 | 
					
						
							|  |  |  | #include "esp32s2/rom/cache.h"
 | 
					
						
							|  |  |  | #else 
 | 
					
						
							|  |  |  | #error Target CONFIG_IDF_TARGET is not supported
 | 
					
						
							|  |  |  | #endif
 | 
					
						
							|  |  |  | #else // ESP32 Before IDF 4.0
 | 
					
						
							|  |  |  | #include "esp_spiram.h"
 | 
					
						
							|  |  |  | #endif
 | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2018-06-30 23:06:50 +02:00
										 |  |  | static volatile bool spiramDetected = false; | 
					
						
							|  |  |  | static volatile bool spiramFailed = false; | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | bool psramInit(){ | 
					
						
							|  |  |  |     if (spiramDetected) { | 
					
						
							|  |  |  |         return true; | 
					
						
							|  |  |  |     } | 
					
						
							|  |  |  | #ifndef CONFIG_SPIRAM_BOOT_INIT
 | 
					
						
							|  |  |  |     if (spiramFailed) { | 
					
						
							|  |  |  |         return false; | 
					
						
							|  |  |  |     } | 
					
						
							| 
									
										
										
										
											2021-04-05 14:23:58 +03:00
										 |  |  | #if CONFIG_IDF_TARGET_ESP32
 | 
					
						
							| 
									
										
										
										
											2018-06-30 23:06:50 +02:00
										 |  |  |     uint32_t chip_ver = REG_GET_FIELD(EFUSE_BLK0_RDATA3_REG, EFUSE_RD_CHIP_VER_PKG); | 
					
						
							|  |  |  |     uint32_t pkg_ver = chip_ver & 0x7; | 
					
						
							| 
									
										
										
										
											2019-02-14 16:49:30 +01:00
										 |  |  |     if (pkg_ver == EFUSE_RD_CHIP_VER_PKG_ESP32D2WDQ5 || pkg_ver == EFUSE_RD_CHIP_VER_PKG_ESP32PICOD2) { | 
					
						
							| 
									
										
										
										
											2018-06-30 23:06:50 +02:00
										 |  |  |         spiramFailed = true; | 
					
						
							|  |  |  |         log_w("PSRAM not supported!"); | 
					
						
							|  |  |  |         return false; | 
					
						
							|  |  |  |     } | 
					
						
							| 
									
										
										
										
											2021-04-05 14:23:58 +03:00
										 |  |  | #elif CONFIG_IDF_TARGET_ESP32S2
 | 
					
						
							|  |  |  |     extern void esp_config_data_cache_mode(void); | 
					
						
							|  |  |  |     esp_config_data_cache_mode(); | 
					
						
							|  |  |  |     Cache_Enable_DCache(0); | 
					
						
							|  |  |  | #endif
 | 
					
						
							| 
									
										
										
										
											2018-06-30 23:06:50 +02:00
										 |  |  |     if (esp_spiram_init() != ESP_OK) { | 
					
						
							|  |  |  |         spiramFailed = true; | 
					
						
							|  |  |  |         log_w("PSRAM init failed!"); | 
					
						
							| 
									
										
										
										
											2021-04-05 14:23:58 +03:00
										 |  |  | #if CONFIG_IDF_TARGET_ESP32
 | 
					
						
							| 
									
										
										
										
											2018-06-30 23:06:50 +02:00
										 |  |  |         pinMatrixOutDetach(16, false, false); | 
					
						
							|  |  |  |         pinMatrixOutDetach(17, false, false); | 
					
						
							| 
									
										
										
										
											2021-04-05 14:23:58 +03:00
										 |  |  | #endif
 | 
					
						
							| 
									
										
										
										
											2018-06-30 23:06:50 +02:00
										 |  |  |         return false; | 
					
						
							|  |  |  |     } | 
					
						
							| 
									
										
										
										
											2021-04-05 14:23:58 +03:00
										 |  |  |     esp_spiram_init_cache(); | 
					
						
							| 
									
										
										
										
											2018-06-30 23:06:50 +02:00
										 |  |  |     if (!esp_spiram_test()) { | 
					
						
							|  |  |  |         spiramFailed = true; | 
					
						
							|  |  |  |         log_e("PSRAM test failed!"); | 
					
						
							|  |  |  |         return false; | 
					
						
							|  |  |  |     } | 
					
						
							|  |  |  |     if (esp_spiram_add_to_heapalloc() != ESP_OK) { | 
					
						
							|  |  |  |         spiramFailed = true; | 
					
						
							|  |  |  |         log_e("PSRAM could not be added to the heap!"); | 
					
						
							|  |  |  |         return false; | 
					
						
							|  |  |  |     } | 
					
						
							| 
									
										
										
										
											2021-04-05 14:23:58 +03:00
										 |  |  | #if CONFIG_SPIRAM_MALLOC_ALWAYSINTERNAL && !CONFIG_ARDUINO_ISR_IRAM
 | 
					
						
							|  |  |  |         heap_caps_malloc_extmem_enable(CONFIG_SPIRAM_MALLOC_ALWAYSINTERNAL); | 
					
						
							|  |  |  | #endif
 | 
					
						
							| 
									
										
										
										
											2018-06-30 23:06:50 +02:00
										 |  |  | #endif
 | 
					
						
							|  |  |  |     spiramDetected = true; | 
					
						
							|  |  |  |     log_d("PSRAM enabled"); | 
					
						
							|  |  |  |     return true; | 
					
						
							|  |  |  | } | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2021-04-05 14:23:58 +03:00
										 |  |  | bool ARDUINO_ISR_ATTR psramFound(){ | 
					
						
							| 
									
										
										
										
											2018-06-30 23:06:50 +02:00
										 |  |  |     return spiramDetected; | 
					
						
							|  |  |  | } | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2021-04-05 14:23:58 +03:00
										 |  |  | void ARDUINO_ISR_ATTR *ps_malloc(size_t size){ | 
					
						
							| 
									
										
										
										
											2018-06-30 23:06:50 +02:00
										 |  |  |     if(!spiramDetected){ | 
					
						
							|  |  |  |         return NULL; | 
					
						
							|  |  |  |     } | 
					
						
							|  |  |  |     return heap_caps_malloc(size, MALLOC_CAP_SPIRAM | MALLOC_CAP_8BIT); | 
					
						
							|  |  |  | } | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2021-04-05 14:23:58 +03:00
										 |  |  | void ARDUINO_ISR_ATTR *ps_calloc(size_t n, size_t size){ | 
					
						
							| 
									
										
										
										
											2018-06-30 23:06:50 +02:00
										 |  |  |     if(!spiramDetected){ | 
					
						
							|  |  |  |         return NULL; | 
					
						
							|  |  |  |     } | 
					
						
							|  |  |  |     return heap_caps_calloc(n, size, MALLOC_CAP_SPIRAM | MALLOC_CAP_8BIT); | 
					
						
							|  |  |  | } | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2021-04-05 14:23:58 +03:00
										 |  |  | void ARDUINO_ISR_ATTR *ps_realloc(void *ptr, size_t size){ | 
					
						
							| 
									
										
										
										
											2018-06-30 23:06:50 +02:00
										 |  |  |     if(!spiramDetected){ | 
					
						
							|  |  |  |         return NULL; | 
					
						
							|  |  |  |     } | 
					
						
							|  |  |  |     return heap_caps_realloc(ptr, size, MALLOC_CAP_SPIRAM | MALLOC_CAP_8BIT); | 
					
						
							|  |  |  | } | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | #else
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | bool psramInit(){ | 
					
						
							|  |  |  |     return false; | 
					
						
							|  |  |  | } | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2021-04-05 14:23:58 +03:00
										 |  |  | bool ARDUINO_ISR_ATTR psramFound(){ | 
					
						
							| 
									
										
										
										
											2018-06-30 23:06:50 +02:00
										 |  |  |     return false; | 
					
						
							|  |  |  | } | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2021-04-05 14:23:58 +03:00
										 |  |  | void ARDUINO_ISR_ATTR *ps_malloc(size_t size){ | 
					
						
							| 
									
										
										
										
											2018-06-30 23:06:50 +02:00
										 |  |  |     return NULL; | 
					
						
							|  |  |  | } | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2021-04-05 14:23:58 +03:00
										 |  |  | void ARDUINO_ISR_ATTR *ps_calloc(size_t n, size_t size){ | 
					
						
							| 
									
										
										
										
											2018-06-30 23:06:50 +02:00
										 |  |  |     return NULL; | 
					
						
							|  |  |  | } | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2021-04-05 14:23:58 +03:00
										 |  |  | void ARDUINO_ISR_ATTR *ps_realloc(void *ptr, size_t size){ | 
					
						
							| 
									
										
										
										
											2018-06-30 23:06:50 +02:00
										 |  |  |     return NULL; | 
					
						
							|  |  |  | } | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | #endif
 |