espressif/arduino-esp32
1
0
Fork 1
mirror of https://github.com/0xFEEDC0DE64/arduino-esp32.git synced 2025-12-23 23:28:07 +01:00
Code Issues Packages Projects Releases Wiki Activity
Files
8900e8fca96fddceb18784f2e49a3c8e75ff797b
arduino-esp32/tools/sdk/esp32/lib/liblog.a

924 lines
94 KiB
Plaintext
Raw Normal View History

Initial Commit
2020-05-09 19:11:30 +03:00
!<arch>
Add camera support first automated cmake build
2020-10-12 23:56:00 +03:00
/ 1602535591 0 0 0 344 `
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
}<7D>}<7D>}<7D><00><><00><><00><><00><><00><><00><>esp_log_set_vprintfesp_log_level_setesp_log_writevesp_log_writeesp_log_buffer_hex_internalesp_log_buffer_char_internalesp_log_buffer_hexdump_internalesp_log_impl_lockesp_log_impl_lock_timeoutesp_log_impl_unlockesp_log_system_timestampesp_log_timestampesp_log_early_timestamp// 40 `
Initial Commit
2020-05-09 19:11:30 +03:00
log_buffers.c.obj/
log_freertos.c.obj/
Add camera support first automated cmake build
2020-10-12 23:56:00 +03:00
log.c.obj/ 1602535578 501 20 100644 31620 `
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
ELF^tr4(:9PP<00><><EFBFBD>6a<00><>'.F<><00><>+<2B><1B>Џ<11>;<11><>:<3A><><1A>"<11><>A*͘<19><>A<EFBFBD>:<04> 0<> <20><><EFBFBD>-8<18> <0C><1C> 9<1C>!<21>1<EFBFBD><08>h<01><><EFBFBD><EFBFBD> <1D>6A<00><00><00>=(2h<00> <00><00><1D>*i == 0 || s_log_cache[(i - 1) / 2].generation < s_log_cache[i].generation/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/log/log.c6A<00><00><00><00><02><00>QVj!<00>9<02>z <02> 1)<03> 1"c<00> 1"c<00> <00><00>;(
)<05> <00><00><00>V<><56>F<EFBFBD><46>HT <0B>[<5B><><00>̊2D<04>  HVD<56><44>%<00><00>*<00><06>[<5B>2D<04> <00><00>hIi <04> aq]hG<>3<06><>@A!<21>DШJG<4A><47><EFBFBD>R<><08><>AH@CAG9<11><><EFBFBD><EFBFBD><00><00><00><00>M<08><05><02><00>܊<>DJG(|<7C>00$P"0" )<14> F<><46><1B>g<EFBFBD><67>F<EFBFBD><46><EFBFBD><02><00>m
k<EFBFBD><EFBFBD><00>fM
V<EFBFBD><EFBFBD>F<EFBFBD><EFBFBD><1D>6aYbara<03> <00><00><16>
aQ<00>x<06><>3<EFBFBD><00><>!Ъ<11><><11><><EFBFBD>Ÿ<1A><><08><>A<EFBFBD><1C><>A<EFBFBD>;<11><><EFBFBD><EFBFBD><00><00><00><00><00>h gjg<6A><67>ah<06>6<00>::Uh<1C>``$7F$<00>xЗ<11>6 w9y<08> <00><00>[<5B><><03><00><00>JbFhV<><56>ah<1C>`<60>$<24><00>
<1B><><00><><10>
<EFBFBD> Ч<11>UЙ9<05><> <1B><> 1<00><15><03> <00>Й<11><>
9<05><15> <00><00>Q2%32e<00> <00><00>'6<0F>!<00>(<02>!<21>1<EFBFBD><1D>6<><00><>0 ȭ<02> -<01><01><08><04>Y1iAyQ)<29><><EFBFBD><EFBFBD>a <0B> <00><00><1D>get_cached_log_levelesp_log_level_set <00><><EFBFBD><EFBFBD>| U0 : 20.P2 p<00><00><02>(1[ b<04>b<04>b^dint<02>c%<02><04><17><07><07><06><02>+<18>8<05>dO<19>WP! d <11><05><02>,<0E>[r<0E>e<17> <07>2
<EFBFBD><07> 
7<07>2 <0B>B <0C> <07> f<0E><07>dF<07><02><07>B<02><07><1B><07><04>q<10>{~<11>/<08>1<13>_k2d<0E>2 d2d |2d_x3 <04> <0B> <0C><11>$7<08><0E>9 d<0E>: d<0E>; dv< d '= dQ> d<0E>? d<0E>@ d<0E>A d 0J<08><0E>K
<EFBFBD>$L <09><00><14>N
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD>, Q
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD> b<00> <0C>M<00>U-V-WduX 3<0E>Y J<00><04> CC <0C>I<04><11>uxevx<0E>wd<04><11> <08><08>_p<08>x_r<08>d_w<08>d<0E><08> <09> <0E><08> <09>_bf<08>P<0E><08>d1<08>U~<16><00>tU<17>xd} <0B>?}<14>w }<1E> d<17><08> <09><17><08>d<17><08>d<17><08> _mp<08> $<17><08>
 (<08>d,<17><08>d00<08> <09>4S<08> 8<17><08>& <g<08> <09>@<17><08> 7 DM<08>-HD<08><12>L<17><08>\<00><08> <0B><00><08>C <00>f<08> <09><00><04>th<08><08>_p<08>x_r<08>d_w<08>d<0E><08> <09> <0E><08> <09>_bf<08>P<0E><08>d1<08>Uz<08>
b <08><1D>$><08><1D>(P <08> ,<0E><08> )0_ub<08>P4_up<08>x<_ur<08>d@ <08>/D<0E><08>?G_lb<08>PH<0E><08>dP<0E><08>
<EFBFBD>T<0E><08> rXU<08>f\$ <08> ddd<00>Ub<1A>d<04>d<00>Ub<1A>d<04><10><04><19>Ub<1A>d<04>d)Ub <0B>? <0C> <0B>O <0C><08>[<16> #<08>%<11>&d<17>' <0B>\O>?<08>4 @<12>uA<12><17>B<12> : E$<24> <0B><00> <0C><16>X?<17>[<13>F\dN]<13>k^? <04>tPb<08><17>e <09>dffEgf <17>hf<17>i<08>ojd$kf(<17>lf0#mf8<17>nf@SofH <0B><00> <0C>E <04><04> U <04>7 d= , E<1D> <08>"<22><1D><08>"<22> <08>"<22>>
U<1E> g<0E><02>
<13><02>
0<14> <0B><00> <0C>'<10> <1E> <0B><1A> <04> $<0E> 4 <20> W  <20> <20> +<03> <02> -
Initial Commit
2020-05-09 19:11:30 +03:00

d'
<1A>k < ^
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
tag=<11>!<21>><0E> !?<0E>  @'
Initial Commit
2020-05-09 19:11:30 +03:00
C<05>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<0E>C<05>
GB<10>
<0E>C&j
<0E>D <0A> tagE
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD>
<04>
<0B><00>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
"<22>*F<03>
#rH<18> <11>I 0I<08>
#<23>I7<49>
Initial Commit
2020-05-09 19:11:30 +03:00
 ^
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
& <0C>#<23>J #|K<11> #?L<11> #FM
#P<11> $<24>#<03> %i#"d%j#)d&tmp%^
'  U<01>[ (<28>"d) A*<2A> d3/*<2A> dUS*<2A> djh+<2B> 4 ,<2C> }-<2D> ./<2F> <02>X0<14> <03> 1c2<> 1U<> !0` <14> <03> %tag7<>1<>M<> &it <1B> <04> <04>
2<><01> 3tag<01>-<2D>4<><01>B<EFBFBD> 5<01><0E> 6<><01><14> I 3tag<01>5<EFBFBD>4<><01>K<EFBFBD> 7i<01> d8gY  <0B>Y <0C>I 9<><01>.<01><> :<3A><01>$<24> <00><00>;tag<01> <20>S<<3C><01> <20>T=#<23><01> k<02>T>,<00> ?Z<03>R?[s?\t9<><01>2<01>|:<3A><01>%<25> <00><00>@tag<01> <20><00><00><<3C><01> <20>T<A<01>k<02>TA<01><15> LFB `<01>
<EFBFBD>-# - .`C/ {uDX<00><00>?ZP?[<08>?\?]E<><00> F<> dx<01>,<2C> <00><00>,<2C> <00><00>.xC<> ><3E><00>?Zs?[vG<> <00><14>M<01> Z,<2C> CA,<2C> \V)<29>MC<> <00><00>> <00> ?Z0E<00>E<00>H0r?Zt2<><01><03>7it<01><1B> 9 e:<01>_@tage$<24><00><00>:<3A>e9<65> )Iitr<1B> <00><00>8goJH<00>A<>~w<00><00>Aiw<00><00>AV <01><1F>  E<><00>D<><00>c?Zt?[r?\vD$w?Zr>.?ZvK<>t<00>Ii<01>d7/D<><00><00>?ZP?[<08>?\?]><3E><00>?[rF|! l . C<>rlEYE )D<00>??Zr?[EH<00>>p<00>?Zt?[r <0B>o <0C>_L<>\
<01><>:<3A>\3
<00><00>A:_
<00><00>E )E<00>MXX )M<><00>$M$$M<><00>M<><00>tM))) M<><00> lM aM--% U: ; 9 I : ;  : ; I8  $ > $ > : ;9 I  : ; 9 
: ; 9 I I !I/  : ; 9  : ; 9 I8  I&I : ; 9  : ; 9 I8  : ; 9  : ; 9 I8' : ;9  : ;9 I8  : ;9 I8 'II<'4: ;9 I?<4: ; 9 I?<> I: ; 9  ( ! : ; 9 I 8 "!I#4: ; 9 I$.: ;9 ' %: ;9 I&4: ;9 I'.: ;9 '@<18>B(: ;9 I<17>B) *4: ;9 I<17>B+1R<01>B UX YW ,1<17>B-1. U/410.: ;9 'I 1: ;9 I2.: ; 9 ' 3: ; 9 I4: ; 9 I54: ; 9 I6.: ; 9 'I 74: ; 9 I84I49.?: ; 9 '@<18>B:: ; 9 I<17>B;: ; 9 I<: ; 9 I=><3E><>1?<3F><><18>B@: ; 9 I<17>BA4: ; 9 I<17>BB1UX Y W C41<17>BD<><44>1E<><45>1F1R<01>B UX Y W G1R<01>B X Y W H<><48><01>BI4: ; 9 I<17>BJ UK L.?: ; 9 'I@<18>BM.?<n: ; 9  R "RMP_1_18{<>8[4P_4M_R+Z+.<00>R<>%R%2<00>R<>sSs<00><00>S<><53><00>S<><00>u<00> S 2<00>S<>|<00>V<><00>V<>0V)0<>)ZVadVdp<00>-<00><00><00>-<00><00><00>-dpS<><00>S<><00>SipV<><00>V<><00>V<00> V<00><00>S<><00>u<00> S<00>}<>Ra<00>R<>a<00>R<><00><00>R<><52>R<00>R<>8R8:<00>R<>+S+L<00>S<>L<00>S<><00><00>S<><53>S<00>S<>8S8:<00>S<>ac0<>c<00>T2T<00><00>V08V<00><00>v<05>08v<05><00><00>T28T<00><00>0<><30><00>X<><00>XX!?ZLXZYaRRSR<U:2."%'4M!?La<00><00>8dp<00>dp<00><00>U:2.$ <00><01> /Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/log/Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/lib/gcc/xtensa-esp32-elf/8.2.0/include/Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/xtensa-esp32-elf/sys-include/machine/Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/xtensa-esp32-elf/sys-include/sys/Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/xtensa-esp32-elf/sys-include/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/esp_rom/include/esp32/rom/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/log/includelog.c<built-in>stdarg.hstddef.h_default_types.hlock.h_types.hreent.hstdlib.h_stdint.hets_sys.hesp_log.hassert.hstring.hesp_log_private.h<03>              , R , R ,   ,x  Rx l                x   {   <03>    ~        <03>     0 P    / Q   +          
      w                 
            
  "     2z   q    D
~    D        <03>    
   %  
      .|    a <03>     Q .   z     ? # ? #   ?~     &    
      }    <03>    7   5|     .   .{       {    <03>   <03> <03>      <03>            esp_log_level_t_miscgeneration_lock_tstrlen_on_exit_args_write_wctomb_state_r48__assert_func_signal_bufs_log_default_levelunsigned intnextadd_to_cache_lbfsize_flagsindexstrlcpyleft_indexentries_errnolevelESP_LOG_DEBUG__sf_fake_stdout_LOCK_RECURSIVE_T_readfree_mbrlen_stateesp_log_impl_lock_stdoutuncached_tag_entry__fpos_tlevel_for_message_fns_cookieesp_log_set_vprintf_Bigint__tm_wday_resultuint32_t__tm_hour__count__tm_minmalloc/Users/ficeto/Desktop/ESP32/ESP32S2/esp32-arduino-lib-builder/build__sfesp_log_impl_lock_timeout_rand48_result_klong long unsigned int_asctime_buf__sFILE_wds__FILE_offset__va_reg_emergencyformat__gnuc_va_listsize_theap_swap__tm_secs_log_cachefunctag_lensuboptarg__tm_yday_inc_indesp_log_level_set_next_mbsrtowcs_stateESP_LOG_NONEargs__value_p5s_wcsrtombs_state_mblen_statechar__tm_mday_sig_func_mbrtowc_states_log_tags_flock_tstrcmp__wch_iobsuint8_t_on_exit_args_ptr_close__sdidinit__sFILE_fakeva_lists_log_cache_misses_stdin_gamma_signgamuncached_tag_entry_ts_log_cache_entry_countlong long int_base_freelist_mult__ULonglog_tags_head_wcrtomb_stateesp_log_impl_unlock_fileexc_cause_table__cleanup_mbstate_t_mprecclear_log_level_list__tm_isdstESP_LOG_INFOshould_output_Bool__tm_monslh_firstorig_func_atexit0_atexit_mbstate__va_ndx__func__/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/log/log.cget_cached_log_levelshort int__va_stkvprintf_like_tlong intesp_log_writev_signcached_tag_entry_theap_bubble_down_data__wchb_global_impure_ptr__tm_year__va_list_tagentry_size_misc_reentESP_LOG_ERROR_localtime_buf__uint8_tright_index_cvtlen_maxwds_l64a_buf_blksize__tm_locklong unsigned intlistESP_LOG_VERBOSE_niobswint_tlevel_for_tag_dso_handle_cvtbufunsigned chars_log_print_funcESP_LOG_WARN__uint32_t_getdate_errs_log_cache_max_generation_add__sbuf_glue__sglue_strtok_last_mbtowc_state_locale_fnargssigned char_reentshort unsigned intGNU C99 8.2.0 -mlongcalls -mfix-esp32-psram-cache-issue -mfix-esp32-psram-cache-strategy=memw -ggdb -O2 -std=gnu99 -ffunction-sections -fdata-sections -fstrict-volatile-bitfields -fstack-protector_fntypessle_nextesp_log_write_size_off_t_nbuf_unspecified_locale_info__sf_fake_stderr_flags2_is_cxa_seed_rand_next__locale_t_seeknew_entryget_uncached_log_level_stderr_ubuf__sf_fake_stdinGCC: (crosstool-NG esp-2020r2) 8.2.0 Xtensa_InfoUSE_ABSOLUTE_LITERALS=0
Initial Commit
2020-05-09 19:11:30 +03:00
ABI=0
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
 TD TD(  D"P"U((KKL"aaf"{|"<00><00> <00><00>-"<00><00>/"<00>"<00>&""88:()))/"X"Z"np/<00><00>"<00><00>@"<00><00> ""0"2(..(((((((((<00><>   <00> U$5"I!Tl<00><00><00> !"#%'(*,.0 1235<00><00><00><00>: $+22A[.<00>log.cs_log_cacheheap_bubble_downs_log_print_funcs_log_default_levels_log_tagss_log_cache_entry_counts_log_cache_max_generations_log_cache_misses__func__$3515__func__$3544esp_log_set_vprintfesp_log_impl_lockesp_log_impl_unlockesp_log_level_setstrcmpfreestrlcpy__assert_funcstrlenmallocesp_log_writevesp_log_impl_lock_timeoutesp_log_write01
Initial Commit
2020-05-09 19:11:30 +03:00
 
$
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
(0,3014483<1@5D6H3L7P8

$(,:06483<@19 &P,4M '' 0' 1 ((((( 0(9(H 8^ #x <00><00> <00> 8<00>( <00>(<00> <00><00>(<00>( <00>($ <00> <00>5 <00>(( 0(, 3 a! LB(0B 1S(4S 4[ Lc j(8j 3p |~ f<00>(<<00> 1<00>(@<00> 5<00> <00><00> <00><00>(D<00> 6<00>(H<00> 3<00>  <00>(L 7((P( 82 <00>))&dI)L) O)d)k<00><00>)<00><00><00><00>)<00>)<00>) <00>)<00>  )$")(), :0#ZCXR)0R 6\pa)i<00>|<00><00>)4<00> <00>)8<00> 3<00><00><00><00><00><00>)< )@ 10&*& 9<!(,,049@DDH L Q X\\`dipttx|<00> %%%#!$&%2%>%J%V%l%x%<00>%<00>%<00>%<00>%<00>%<00>%<00>%<00>%<00>%<00>%<00>%<00>%<00>%<00>%%%&%L%Y%g%s%<00>%<00>%<00>%<00>%<00>%<00>%<00>%<00>%%!%.%;%H%U%b%o%|%<00>%<00>%<00>%<00>%<00>%<00>%<00>%<00>%%% %Q%^%k%%<00>%<00>%<00>%<00>%<00>%%%!%/%=%K%Y%g%u%<00>%<00>%<00>%<00>%<00>%<00>%<00>%<00>%%%%+%9%G%\%<00>%<00>%<00>%<00>%<00>%<00>%<00>%<00>%%6%C%]%j%w%<00>%<00>%P%]%k%y%<00>%<00>%<00>%<00>%<00>%<00>%<00>%%%#%1%F%T%b%p%~%<00>%<00>%<00>%<00>%<00>%<00>%<00>%<00>%J %W %d %q %~ %<00> %<00> %<00> %<00> %<00> %<00> %<00> %<00> %<00> %<00> %
Initial Commit
2020-05-09 19:11:30 +03:00
%>
%N
%_
%t
%<00>
%<00>
%<00>
%<00>
%<00>
%<00>
<00>
%<00>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
% % ' %4 9 %F K %X ] %j o %| <00> %<00> %<00> <00> <00> %<00> !<00> !<00> <00>  <00> %<00> !<00> !<00> % ! ! % !" !+ 0 #= !A !K #\ %n %{ %<00> %<00> %<00> %<00> %<00> %<00> % %$ %: %D _ %f j u %<00> !<00> !<00> %<00> %<00> <00> %<00> <00> <00> %<00> !<00> !! !%%.%9!=!F#\#e!i!n
<00><00>
<00><00><00>#<00>!<00>!<00>!<00>!<00>#<00>!<00>!<00>
<00>!"!+!/!48<00>A!E!J[dm}%<00>%<00> <00> <00>!<00>!<00>%<00>!<00>!<00>!<00>!<00>%<00><00>#<00>%
!!%!"!'%2!6!; D d x <00> <00> <00><00>!<00>!<00> <00>
<00><00>
<00> <00> <00>#<00>#!
!  # :
@ I u%<00><00><00>%<00>!<00>!<00>%<00>!<00>!<00><00><00>%<00>%<00>%<00>%<00>%<00>%<00>%<00>%<00>%<00>%%
%%%%"%*%.%
 37>BUYjn<00><00><00><00><00><00><00><00><00><00><00><00><00>%)04LPW[bf{<00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00>#'.2CG\`gksw<00><00><00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00>   ) - 4 8 B F M Q [ _ f j t x  <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00>     7 ; C G N R Y ] r v } <00> <00> <00> <00><00><00><00><00><00>  $ (,04   $ ( , 0 4 8 < H L P T `dhlx|<00><00><00><00><00><00><00> <00> <00><00><00><00><00>z D<00>
<00><00><00><00><00> <00> <00><00><00><00><00>
 ("0"8%@'F,S1_4k4x4<00>4<00>8<00><<00>@<00>D<00>H<00>H<00>H<00>M<00>M<00>MMP#)2 : B KT]clp<00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> !<00> !<00> !<00> ! !
 # # +" -+ -4 6: 6C ?I ?O HU L[ Lb Pj Yp [y a a<00> a<00> c<00> f<00> f<00> p<00> r<00> r<00> u<00> u<00> |<00> ~<00> <00><00> <00><00> <00><00> <00> <00>  <00> <00> <00>! <00>( <00>1 <00>9 <00>B <00>J <00>R <00>_ <00>j <00>t <00>{ <00><00> <00><00> <00><00> <00><00> <00><00> <00><00> <00> <00> <00> <00> <00> <00> <00> <00> <00> & .  0 0 0( 2. 26 8: 8PV_hpx <00><00><00><00>#<00>)<00>F<00>Z<00>Z<00>_<00>a<00>d<00>d<00>d<00>d<00>d<00>i<00>p p p s w" y+ |4 |= <00>E <00>M <00>U <00>^ <00>g <00>o <00>u <00>{ <00><00> <00><00> <00><00> <00><00> <00><00> <00><00> <00><00> <00><00> <00><00> <00><00> <00><00> <00><00> <00><00> <00><00> <00><00> <00><00> <00>
<00>
<00>
<00>!
<00>*
<00>2
<00>:
<00>C
<00>I
<00>Q
<00>Z
<00>b
<00>j
<00>s
<00>z
<00>
 <00>
 <00>
<00>
<00>
<00>
<00>
 <00>
 <00>
%<00>
0<00>
<00>
<00>
<00>
<00>
 <00>
 
  # ,# ,&'() *& '($)0*<HT`lx<00><00><00> <00> <00> <00> <00> <00> <00> <00> <00>    , 8 D P \ h t <00> <00> <00> <00> <00> <00><00><00><00><00><00>(4@LXdp|<00><00><00><00><00><00><00><00><00><00> .symtab.strtab.shstrtab.rela.literal.heap_bubble_down.rela.literal.esp_log_set_vprintf.rela.literal.esp_log_level_set.rela.literal.esp_log_writev.rela.literal.esp_log_write.text.data.bss.rela.text.heap_bubble_down.rela.text.esp_log_set_vprintf.rodata.esp_log_level_set.str1.4.rela.text.esp_log_level_set.rela.text.esp_log_writev.rela.text.esp_log_write.rodata.__func__$3544.rodata.__func__$3515.bss.s_log_cache_misses.rela.data.s_log_print_func.bss.s_log_cache_entry_count.bss.s_log_cache_max_generation.bss.s_log_cache.bss.s_log_tags.data.s_log_default_level.rela.debug_frame.rela.debug_info.debug_abbrev.rela.debug_loc.rela.debug_aranges.rela.debug_ranges.rela.debug_line.debug_str.comment.xtensa.info.rela.xt.lit.rela.xt.prop 4@t? 7 ?8 :@<00>?$7 aDT\@<00>?<00>7 <00><00>D|@<00>@<00>7 <00><00><00>@`A 7  <00><00><00><00><00><00><00><00>U<00>@lA07 <00>8<00>@<00>A<7 2X<00>'<00>:"@<00>A|7 D,2?@TD<00>7 ^`.Y@LF7 r<00><00><00><00><00><00><00><00>@dF 7 <00><00><00><00><00><00> <00>0<00>O<00><00>J@pF87# aL6\@<00>GD7% m<00><00><00><00>{@<00>W7( <00><00> @<00>@_<00>7* <00>!<00><00>@<00>_<00>7, <00><00>!( <00>@4a<00>
Add camera support first automated cmake build
2020-10-12 23:56:00 +03:00
7. <00>0-<00> <00>0<00>6&<00><00>68<00><00>6(<00>@ l<73 <00>7<00>@\l75 8:<00>8/ >ito<00>/0 1602535579 501 20 100644 31724 `
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
ELF^\u4(*)<07><><EFBFBD><00><><EFBFBD><EFBFBD>?(8H<07><><EFBFBD><00><><EFBFBD><EFBFBD>?(8H<07><><EFBFBD><00><><EFBFBD><EFBFBD>?(8H%02x E (%d) %s: %s
Initial Commit
2020-05-09 19:11:30 +03:00
W (%d) %s: %s
D (%d) %s: %s
V (%d) %s: %s
I (%d) %s: %s
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
6a@@<40>)1<> <00> (Ra<02> "a<16><11> aBa<01> <00><00>#H<11>TcA'<27>$<24><00>#A'<27>;<3B><><EFBFBD>!<21><>0<> <20><><18><00><00><>F<00><03>x B<>+P(<28><><00><04>w<><00>;Dw<44><77><EFBFBD>!f<1E><00><00>
<EFBFBD>1<EFBFBD><EFBFBD>+<2B><0E><00>!<21><00><00>!(!f"<1E><00><00>
<EFBFBD>1<EFBFBD><EFBFBD>+<2B><0E><00>!<21><00><00>H!fD<1E><00><00>
<EFBFBD>1<EFBFBD><EFBFBD>+<2B><0E><00>!<21><00><00><00>!fX<1D><00><00>
<EFBFBD>1<EFBFBD><EFBFBD>+<2B><0E><00>!<21><00><00><00><00><00>1<EFBFBD>
<EFBFBD><EFBFBD>+<2B> :<3A><00><00>Z3(PB<50>@@<40>IV<><56><EFBFBD> A<00> 2!<17> "$'<05><00><1D>%c6<>a@@<40>)1<> <00> (Y!<21> )<29>d<11> aI<11> <00><00>#H<11>TcA'<27>#<23><00>#A'<27>;<3B><><EFBFBD>!<21><><11><03><>)<29><00><00><>)F<00><03>x B<>P(<28><><00><04>w<><00>Dw<44><77><EFBFBD>!f<1E><00><00>
<EFBFBD>1<EFBFBD><EFBFBD><18><0E><00>!<21><00>F!(!f"<1E><00><00>
<EFBFBD>1<EFBFBD><EFBFBD><18><0E><00>!<21><00>FH!fD<1E><00><00>
<EFBFBD>1<EFBFBD><EFBFBD><18><0E><00>!<21><00>F<00>!fX<1C><00><00>
<EFBFBD>1<EFBFBD><EFBFBD><18><0E><00>!<21><00>F<00><00><00>1<EFBFBD>
<EFBFBD><EFBFBD><18> :<3A><00><00>Z3(PB<50>@@<40>IV<04><> A<00> 8<><38> ('<05><00><1D>%p %02x |.|6a9A@@<40><> 1)q<> <00> (IQRa<06> "a#T <20> 1hA<68><00>F hQ<68>&cQG<>%hA<68><00>FQG<>;<3B><><EFBFBD>!<21><><11><06><>'<27><00>B<>'FHA<48><41>:R<>: <06>!<04><00><00><00><>qQI1M-m <20>$<24>(<28> <00><00><01>F<00> f<>F<00> G<><18><06>;f<>! <20><><EFBFBD><00><00>F<00><00><01><02><03>F<00>F<01>F<02> ;f<>F<00> "f<><66><EFBFBD>Q;v-a<00><00><01><02>H1*Ta<00>H<00>H<01>H<02>H<03> <00><00><00><><EFBFBD><EFBFBD>ʪ<>
<01><10>w<><00><00>F<00><00><01>G<00> w<>G<00> DG<44><47>ARB<01>aRGBG<01> f <20><00><00>
<EFBFBD><EFBFBD>:<3A>q<EFBFBD><71> <20><00>!<06><00><00>!Haf$<1E><00><00>
<EFBFBD>q<EFBFBD><EFBFBD>:<3A><0E><00>a<EFBFBD><00><00>XafE<1E><00><00>
<EFBFBD>q<EFBFBD><EFBFBD>:<3A><0E><00>a<EFBFBD><00><00>hafV<1D><00><00>
<EFBFBD>q<EFBFBD><EFBFBD>:<3A><0E><00>a<EFBFBD><00><00><00><00><00>q<EFBFBD>
<EFBFBD><EFBFBD>:<3A> :<3A><00><00><00>Q I<>@@<40>IQ<49> HA*Db!BaV<><56><EFBFBD> <00><00> 2!#<23> ( '<05><00><1D> <00><><EFBFBD><EFBFBD>| V<0E>O`H<0E><01>6 <0C><00><00><08>t<03>9Fint<03>O`<07>vY<03><03>M<04>`<05>( MP <11>~",<0E><03>r<0E>`e`<06><03> <09><06> <0C> <09><06><13>
Initial Commit
2020-05-09 19:11:30 +03:00
,
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
 ` <06> . <0A><06>M <0A><06><05><03><06>
<03><06><1B>7<03>F<0E>/<08> M1<13>_k2M <0A>2 M <0A>2M <0A>2M_x3 <0B>Y
M<00> `,$7L 9 M <0A>: M <0A>; M <0A>< M 2= M <0A>> M <0A>? M "@ M A M 0J<08> <0A>K
<EFBFBD> gL <09><00><12>N
Initial Commit
2020-05-09 19:11:30 +03:00
MtQ
M
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD><00> `c<00>U<08> MV<12> 1WM <0A>X <09>
Y <00><04>
<EFBFBD><00> `<04>L<0E>u. <0A>v. wM,B <07><08>_p<07>._r<07>M_w<07>M <0A><07> 3 <0A><07> 3_bf<07> <0A><07>M <0A><07> 4 <00>t  xM`} c<15>}c<15>}c ,M<15><07> r7<07>MB<07>M<15><07><16> _mp<07><12>$<15><07>
<EFBFBD>(g<07>M,<15><07>M0x<07> r4{<07><13>8<15><07><10><p<07> r@<15><07> <0B>Dc<07><13>HZ<07><12>L<15><07>$<00>B<07> c<00><07> <00><15><07> r<00><04>}h<07>T_p<07>._r<07>M_w<07>M <0A><07> 3 <0A><07> 3_bf<07> <0A><07>M <0A><07>  <0A><07>
<EFBFBD> x<07><1D>$ [<07><1D>( <0A><07> <0A>, <07> <09>0_ub<07>4_up<07>.<_ur<07>M@ <0A><07><11>D )<07>G_lb<07>H #<07>MP <0A><07>
<EFBFBD>T 1<07> :X k<07>.\ l<07> MdMr <18>rMx<08>xTM<00> <18><18>M<05><04><17><00> <18><18>M<04>M<00> <18><04>
Initial Commit
2020-05-09 19:11:30 +03:00
, `
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
, `<07><14> #]M%]Y&M' c$G?<08>|@<12><15>A<12><15>BF <15>E$n
F<00> `<14>X<15>[<13>O\M<15>]<13><15>^ <04><14>Pb<08><15>e r<15>f.mg. <15>h.i<08><15>jM$~k.(<15>l.0Sm.8<15>n.@<15>o.H
x<00> `<19><04><04><1A> <04>i<04><1A>M <04> <1B><07>"<22>?<07>"<22>[<07>"<22><1B>
 Q$:<03>0T@Mu
t i <1D> <09>t <04> 
Initial Commit
2020-05-09 19:11:30 +03:00
gr
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD><00> `'<05> <1D> <0B><1A> ` $<0E> d <20> <20>  % I +<03> < 6
=<11> ;>6
Initial Commit
2020-05-09 19:11:30 +03:00
 ?
F
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
 @
Initial Commit
2020-05-09 19:11:30 +03:00
F

Q F
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
`,6A<03> M
Initial Commit
2020-05-09 19:11:30 +03:00
Y
i
^
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<1D>D%i
bE<15> I <09>
K] <0A>L <0C> sM <0C> <0A>N] #O<03>
Initial Commit
2020-05-09 19:11:30 +03:00
<05>
<EFBFBD>
<00>
<05>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<1D>Q"<22>
qR<15>!<21>]H<01>"tag]2<>#<23>]C<> ,$#&]TE jd#<23>]n<> <00><00>$3c
<03><>~%<25>d<11><00><00>$g
<03><>%<25>h r<00>%<25>i M<00><00>&@<00> 'i{M<00><00>(<28><00>)Zv})[u&x/ 'i<01>M*<00>(8<00>)Zw)[+Z:`qr ,k_]-`.uvt.<2E><00><00>/`<00><00> )Z<03><>~)[<04><>~)\r2&2$/|<00><00> )Zu)[)\<04><>~*r<00>/<2F><00><00> )Z<04><>~)[<04><>~)\)^<04><>~)_<03><>*<2A><00>/<2F><00>< )Z<04><>~)[<04><>~)\)^<04><>~)_<03><>*<2A><00>/<2F><00>{ )Z<04><>~)[<04><>~)\()^<04><>~)_<03><>*<2A><00>/<2F><00><00> )Z<04><>~)[<04><>~)\8)^<04><>~)_<03><>*<2A><00>/<00><00> )Z3)[<04><>~)\H)^<04><>~)_<03><>*F<00>
x `
x  `Q!>;O<01><>"tag;/<2F><00><00>#<23>;@<40>  #&;QE 3/#<23><3<> WS$3A
<02>I$<24>B
<EFBFBD><03><>%<25>C<11>}w%<25>D M<00><00>0`'iTM<00><00>(x<00>)Zt)[v+Z4 LF,k<00><00>- .u<00><00>.<2E><00>/X<00>j)Z<02>I)[s)\u2&2$*<2A><00>/<2F><00><00>)Z<04><>)[<04><>)\)^<04><>)_<03><>*<2A><00>/<2F><00><00>)Z<04><>)[<04><>)\)^<04><>)_<03><>*<2A><00>/<2F><00>')Z<04><>)[<04><>)\()^<04><>)_<03><>*<2A><00>/<00>f)Z<04><>)[<04><>)\8)^<04><>)_<03><>*<00>/%<00><00>)Z3)[<04><>)\H)^<04><>)_<03><>*M<00>
x<00> `!<21>V<01>J"tag.<2E>TP#<23>?<3F> xt#&PE <00><00>#<23>2<> <00><00>$3
<03><>$b
J<03><>%<25>!<11><00><00>%<25>" M0d<00>'i2M'%(|<00>)Zt)[v+Z7 *<0E>,k=;-.uRP.<2E>ie/\<00>)Z<03><>)[s)\u2&2$*<2A><00>/<2F><00>G)Z<04><>)[<04><>)\)^<04><>)_<03><>*<2A><00>/<2F><00><00>)Z<04><>)[<04><>)\)^<04><>)_<03><>*<2A><00>/<2F><00><00>)Z<04><>)[<04><>)\()^<04><>)_<03><>*<2A><00>/ <00>)Z<04><>)[<04><>)\8)^<04><>)_<03><>*<00>/*<00>@)Z3)[<04><>)\H)^<04><>)_<03><>*T<00>
xZ `01
Initial Commit
2020-05-09 19:11:30 +03:00
<02>F
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<03>2p<02>B<EFBFBD> 3ip<02>] 3r<02>
Initial Commit
2020-05-09 19:11:30 +03:00
F
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
4II <0A>4// E 5/O4 \
4 6<><00>% U$ > : ; 9 I$ > &I : ;9 I : ; 9  : ; 9 I
I !I/  : ; 9  : ; 9 I8  : ; 9  : ; 9 I8  I : ; 9  : ; 9 I8' : ;9  : ;9 I8  : ;9 I8 'II<'4: ;9 I?<!4: ; 9 I?<&> I: ; 9  ( !.?: ; 9 '@<18>B": ; 9 I<17>B#: ; 9 I<17>B$4: ; 9 I%4: ; 9 I<17>B& U'4: ; 9 I<17>B(<28><>1)<29><><18>B*<2A><>1+1R<01>B UX Y W ,1<17>B- U.41<17>B/<2F><>10 1.: ; 9 'I 2: ; 9 I34: ; 9 I4.?<n: ; 9 5.?<n: ; 6.?<nRH<00><>~S)<00><>~),T,H<00><>~,T,<00><>~),<00><>~,U,H<00><>~`c<00><>~<7E>cfTh<00>T<>,<00><>~hk<00><><EFBFBD>k{Z{~U~<00>X<><00>V<><00>v<76><7F><00>V<><00>Z<><00>v}<7D><><00>V<><00>v}<7D><><00>V<>Xx<03>:<00>R<>T,R~<00>0<><30><00>RMt<00><>~<1C>MR
t<00><>~#<01>RXt<00><>~<1C>::<00><>~:)<00><>~::<00><>~ <00>?@K$" <0C><><06>,<2C>::)<00><>~ <00>?@K$" <0C><><06>,<2C><>~<08>F$@K$" <0C><>?<3F>,!<21>RO<00><>'S'?S%T%1<00><>%U%O<00><>X[<00>I<EFBFBD>[^X`iX44U`i0<>44S4'S44s<><73><EFBFBD><EFBFBD>|@K$" <0C><><06>,<2C>44"s<><73><EFBFBD><EFBFBD>|@K$" <0C><><06>,s<><73><EFBFBD><EFBFBD>|@K$" <0C><>?<3F>,!<21>RV<00><>,S,ES(T(6<00><>(U(V<00><>\_<00><><EFBFBD>_bXdmX79Udm0<>77S7,S77s<><73><EFBFBD><EFBFBD>|@K$" <0C><><06>,<2C>77"s<><73><EFBFBD><EFBFBD>|@K$" <0C><><06>,s<><73><EFBFBD><EFBFBD>|@K$" <0C><>?<3F>,!<21>,VOH%((77H#%%44E&,np~<00>,::MUVOH<00> <00><01> /Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/log/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/soc/include/soc/Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/xtensa-esp32-elf/sys-include/machine/Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/lib/gcc/xtensa-esp32-elf/8.2.0/include/Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/xtensa-esp32-elf/sys-include/sys/Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/xtensa-esp32-elf/sys-include/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/esp_rom/include/esp32/rom/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/log/includelog_buffers.csoc_memory_layout.h_default_types.hstddef.hlock.h_types.hreent.h_stdint.hctype.hstdlib.hets_sys.hesp_log.hstdio.h<built-in>   
  %<03>  <03>~       (<03>   <03>~ <03>      r %  <03>~ 9 >                                
   <   
  %<03>  <03>       (<03>   <03> <03>      r %  <03> 9 >                                
   <03>    
    f        (<03>   <03> =      r %  <03> 9 >                   ~    |             <       /y    
      {                     |      ~      !        
 ~      esp_log_level_t_miscnamealiased_iram_lock_t_on_exit_argsesp_log_buffer_char_internal_writehex_buffer_wctomb_state_r48_signal_buf/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/log/log_buffers.cunsigned int_lbfsize_flagssoc_memory_regions_errnoesp_log_timestampESP_LOG_DEBUGtemp_buffer__sf_fake_stdout_LOCK_RECURSIVE_Tsoc_memory_type_count_read_mbrlen_statechar_buffer_stdout__intptr_t_fpos_t_fns_cookie_Bigint__tm_wday_resultuint32_t__tm_hour__count__tm_min/Users/ficeto/Desktop/ESP32/ESP32S2/esp32-arduino-lib-builder/build__sf_rand48_result_klong long unsigned int_asctime_buf__sFILE_wdsptr_hdesp_log_buffer_hexdump_internal__uint16_tiram_address__FILE_offsetesp_log_buffer_hex_internal_emergencyptr_linesize_t__tm_secsuboptarg__tm_yday_inc_indsoc_memory_type_desc_t_next_mbsrtowcs_stateESP_LOG_NONEsoc_memory_region_count__value_p5s_wcsrtombs_state_mblen_statechar__tm_mday_sig_func_mbrtowc_statebytes_cur_linelog_level_flock_t__wch_iobs_on_exit_args_ptr_closesoc_memory_region_t__sdidinit__sFILE_fake__builtin_memcpy_stdin_gamma_signgamlong long int_base_freelist_mult__ULong_wcrtomb_state_fileexc_cause_tablesoc_memory_types__cleanup_mbstate_t_mprecbuffersize__tm_isdstESP_LOG_INFOstartesp_log_write_Bool__tm_moncapsintptr_tsprintfuint16_t_atexit0_atexit_mbstateshort intlong int__stack_chk_fail_sign_data__wchb_global_impure_ptr__tm_year_misc_reentESP_LOG_ERROR_localtime_buf_cvtlen_maxwds_l64a_bufstartup_stackhd_buffer_blksize__tm_locklong unsigned intESP_LOG_VERBOSE_niobswint_t_dso_handletype_cvtbufunsigned charESP_LOG_WARN__uint32_t_getdate_err_add__sbuf_glue__sglue_strtok_last_mbtowc_state_locale_ctype__fnargssigned char_reentshort unsigned intbuff_lenmemcpyGNU C99 8.2.0 -mlongcalls -mfix-esp32-psram-cache-issue -mfix-esp32-psram-cache-strategy=memw -ggdb -O2 -std=gnu99 -ffunction-sections -fdata-sections -fstrict-volatile-bitfields -fstack-protector_fntypes_sizeesp_ptr_byte_accessible_off_t_nbuf__locale_ctype_ptr_unspecified_locale_info__sf_fake_stderr_flags2_is_cxa_seed_rand_next__locale_t_seek_stderr_ubuf__sf_fake_stdinGCC: (crosstool-NG esp-2020r2) 8.2.0 Xtensa_InfoUSE_ABSOLUTE_LITERALS=0
Initial Commit
2020-05-09 19:11:30 +03:00
ABI=0
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
``<00>``<00>(((:"bb "m6"<00><00>""<00><00>""<00><00>"")"9"T"V(%%9"^^ "i6"<00><00>""<00><00>""<00><00>""  )"4"M"O(,,:"ff&"<00>"<00>"<00><00>P"'";<O"<00><00>""<00><00>""<00><00>""<00><00>4","F"H<00><> 
   !"#%!V =DL^l}O<00>H<00>log_buffers.c__stack_chk_guardesp_log_buffer_hex_internalmemcpysprintfesp_log_timestampesp_log_write__stack_chk_failesp_log_buffer_char_internalesp_log_buffer_hexdump_internal__locale_ctype_ptr $(,048<@DHLPTX\  $(,048<@DHLPTX\     $ (, 0 48<@DHLPT#X\`dhlptx|<00><00> "+7= B_d<00><00>*<00><00>*<00> <00>*$ *!(<9:bEbV,V v0v ~m<00><00><00>4<00> <00>8<00> <00><00><00><<00> <00>@<00> <00><00><00>D<00> <00>H<00> <00><00>L<00> P T $X$ 6(KTN\N  (4: ?[`<00><00>%<00><00>%<00> <00>%<00>$%(747^B^R,R r0r zi<00><00>4<00> <00>8<00> <00><00><00><<00> <00>@<00> <00><00><00>D<00> <00>H<00> <00> <00>L<00> P  T  X 1%DMG\G ).:B Gc
hs~ <00><00>
<00><00>$<00>$,/(8
MU0|4<00>
<00>8<00>
<00><<00>
<00>@<00>
 D/#
,=
fJ
fZHZ vLv <00>
<00><00>
<00><00>P<00> <00>
<00>T #(
<2X2 R
i
<00>l\l <00>`<00> <00>
<00><00>d<00> <00>h<00> <00>
<00><00>l<00> <00>p<00> <00>
<00><00>t<00> <00>x<00> <00>|<00>  <00>  )
,=
F@<00>@    !( ,, 049@ DD H
Initial Commit
2020-05-09 19:11:30 +03:00
L
Q
 !(/6;IUcjqv<00><00><00><00><00><00><00><00><00>!/;INZg<00><00><00><00><00><00><00><00> %2?M[hu<00><00><00><00><00><00>!5fs<00><00><00><00><00><00><00><00>+GUcq<00><00><00><00><00><00><00><00><00>CPjw<00><00><00><00><00><00><00> -:G{%3AOjx<00><00><00><00><00><00><00><00>*8FTbp~<00><00><00><00>  , 9 F R ^ z <00> <00> <00> <00> <00> <00> <00> <00> <00> 


)
I
N
o
{
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
 

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
 # ( 3 7 < G K P [ _ d t  <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> 
<00>    
 
) 4 
9 I M R [ _ h l s 
<00> 
<00>  <00> 
<00> 
<00> <00> 
 
( = 
F 
g | 
<00> 
<00> <00> 
<00> 
<00> <00> 
!(,BFKVZ_jns~<00><00><00><00><00><00><00><00><00><00><00>`<00><00><00> !&/3<@Gkt<00><00><00><00><00><00>(1Rgp<00><00><00><00><00><00><00><00><00><00><00>
#3CNRWbfkod<00><00><00><00><00><00><00><00><00><00><00><00><00> 3HQr<00><00><00><00><00><00>,A[<00><00><00><00><00><00><00><00><00><00><00><00>
Initial Commit
2020-05-09 19:11:30 +03:00



,
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
0
Initial Commit
2020-05-09 19:11:30 +03:00
7
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
;
D
H
O
S
j
n
u
Initial Commit
2020-05-09 19:11:30 +03:00
y
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<00>
<00>
<00>
Initial Commit
2020-05-09 19:11:30 +03:00
<00>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
Initial Commit
2020-05-09 19:11:30 +03:00


Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
&
*
1
5
<
@
G
K
R
V
_
c
j
n
u
y
<00>
<00>
<00>
<00>
Initial Commit
2020-05-09 19:11:30 +03:00
<00>
<00>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>



!
/
3
C
G
_
c
v
z
<00>
<00>
<00>
<00>
<00><00><00><00> 37>BW[bf}<00><00><00><00><00><00><00><00><00><00><00><00><00> TX_cx|<00><00><00><00><00><00><00><00><00><00><00><00><00><00><00>'+=ARVim<00><00>  
Initial Commit
2020-05-09 19:11:30 +03:00
$
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
  $(,04@
D
H
L
P
T
`
d
h
l
x
|
<00>
<00>
<00><00><00><00><00>
<00>
<00><00><00>
<00><00><00>  &%2(8(>(D(J(R(^(d(p7{7<00>7<00>7<00>7<00>7<00>7<00>7<00>7<00>=<00>H<00>H<00>J<00>M<00>\<00>\<00>_<00>b<00>dddm'v3|:~@<00>J<00>T<00>^<00>h<00>r<00>|<00><00><00><00><00><00><00>*<00>*<00>,<00>,<00>6<00>9<00>E<00><00><00><00> <00>#!%'%-%3%9%A%M%S%_4j4r4x4~4<00>4<00>4<00>4<00>4<00>:<00>E<00>E<00>G<00>J<00>X<00>X<00>[<00>^<00>`<00>`` ir"x)z/}9}C<00>M<00>W<00>a<00>k<00>u<00><00><00> <00>%<00>%<00>'<00>'<00>1<00>4<00>?<00>
<00>
<00>
<00>
<00>
<00>
<00>
#
#
&
,
,
,#
,)
,/
,7
,C
,I
,U
:_
:g
:m
:s
:y
:
:<00>
:<00>
:<00>
@<00>
M<00>
M<00>
O<00>
R<00>
`<00>
`<00>
c<00>
f<00>
h<00>
h<00>
h<00>
k 
n 
p 
| 
~# 
~) 
~/ 
<00>5 
<00>> 
<00>G 
<00>O 
<00>X 
<00>a 
<00>i 
<00>q 
<00>z 
<00><00> 
<00><00> 
<00><00> 
<00><00> 
<00><00> 
<00><00> 
<00><00> 
<00><00> 
<00><00> 
<00><00> 
<00><00> 
<00><00> 
<00><00> 
<00><00> 
<00><00> 
<00>

<00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<00>'
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
/
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
8
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
@
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
H
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
Q
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
Y
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
a
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
i
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
r
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
%{
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
+<00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
+<00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
-<00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
/<00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
8<00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<<00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<<00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
E<00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
J<00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
M<00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
R<00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
U<00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
U<00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
X<00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
^<00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
`<00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
f 
f 
l 
<00>" 
<00>, 
<00>6 
<00>@ 
<00>J 
<00>P 
<00>Y 
a 
i 
q 
#z 
&<00> 
)<00> 
)<00> 
, $0<HT`lx<00><00><00><00><00><00><00><00><00><00><00> ,8DP\ht<00><00><00><00><00><00>
<00>
<00>
<00>
<00>
<00>



(
4
Initial Commit
2020-05-09 19:11:30 +03:00
@
L
X
d
p
|
<00>
<00>
<00>
<00>
<00>
<00>
Add camera support first automated cmake build
2020-10-12 23:56:00 +03:00
.symtab.strtab.shstrtab.rela.literal.esp_log_buffer_hex_internal.rela.literal.esp_log_buffer_char_internal.rela.literal.esp_log_buffer_hexdump_internal.text.data.bss.rodata.esp_log_buffer_hex_internal.str1.4.rela.text.esp_log_buffer_hex_internal.rodata.esp_log_buffer_char_internal.str1.4.rela.text.esp_log_buffer_char_internal.rodata.esp_log_buffer_hexdump_internal.str1.4.rela.text.esp_log_buffer_hexdump_internal.rela.debug_frame.rela.debug_info.debug_abbrev.rela.debug_loc.rela.debug_aranges.rela.debug_ranges.rela.debug_line.debug_str.comment.xtensa.info.rela.xt.lit.rela.xt.prop 4`@D?<00>' J<00>`E@4@<00>' u<00><00>p@$Ah' <00>|<00>|<00>|<00>2|W<00><00>V<00>@<00>B|'  2,20O-@E|' U2<00><00><00>H<00>@<00>Gl' <00><00>X<00>@<00>J<00>' <00>@<00><00>@<00>KP' <00><00><00><00><00>@\' <00><00>#0<00>@cT' <00>#<00>@\c<00>' <00>$<00> @<00>d( ' (020<00>30<00>8&<98NL9I@p$'# [d9<00>V@(p<00>'% 4<@( t><00><00>rd/19 1602535579 501 20 100644 31784 `
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
ELF^hs4(87<00><><EFBFBD><EFBFBD><00>Mb6A!<00>V<><00><><01><00><00> |<7C><> <0A> <00><00><1D>6A!<00>V<><00><><01><00><00> <0C><> <0A> <00><00> <0B>  <02>(<28><1D>6A<00> <0A> <0A> <0A><08><00><1D>%02d:%02d:%02d.%03ld6<><00><00>fy<><79>! . <0C><><02>(<11>"<22><>"<11>"<22>" <20><><EFBFBD>!<00>F<00><><<3C> <09> F<00>
<EFBFBD> <0B><>H<01> <00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><1B><><EFBFBD>A<EFBFBD><41><11><><EFBFBD><EFBFBD><11><><EFBFBD><EFBFBD><EFBFBD>0<EFBFBD>B<00> <00>0t<30><74><EFBFBD>:2 BC<00> <00> <0B><><14><00><00><><1C><><14><00>A<00><04><00>+(a <20>1102<30>06!!<00>3<EFBFBD><33><02>q<EFBFBD><71>ؑ<EFBFBD>9<01> <00><00><00><04><00><1D>6A<00><00>f <20><03><00><08><><11><><EFBFBD><EFBFBD><EFBFBD><11><>Ъ<11>"<22>F!<00><02>8<EFBFBD><38><03><>ܸ<><DCB8><03><00>(<00><><11><><EFBFBD><EFBFBD><EFBFBD><11><>Ј<11><>‚b<00> <00><00><00>z<EFBFBD><00>F<00><00>(**<1D>6A <20><03><00><08><><11><><EFBFBD><EFBFBD><EFBFBD><11><>Ј<11>"<22><1D> <00><><EFBFBD><EFBFBD>| ' 0  <00>`t  <00><01>  7 H<06>v+8Y8<05>bKintW
Ooa oH
G<03> <05>W<03>,<03>0c<03> M<14>A<07>o<04>,
 W<03> <11><03> ,<0E><03> r<0E><06>eo <09>0` <09> <08> <09>0 8@
o  <09> d  <09>W g <09><03> <09>@\ <09><1B> t <09><0F>K
~<0E> 
Initial Commit
2020-05-09 19:11:30 +03:00
/<08> <0C>
1<13>_k
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
2W <0C>
2 W 
2W <0C>
Initial Commit
2020-05-09 19:11:30 +03:00
2W_x
3 <0B><04> <09> 
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
o7$
7<08> S
Initial Commit
2020-05-09 19:11:30 +03:00
9 W <0C>
: W u
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
; W -
< W <0C>
Initial Commit
2020-05-09 19:11:30 +03:00
= W V
> W i
? W <0C>
@ W G
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
A W <11>
Initial Commit
2020-05-09 19:11:30 +03:00
J<08> ?
K
<EFBFBD> u
L <09><00>;
N
<EFBFBD>
Q
<EFBFBD> |<00>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
o<0E> <00>
Initial Commit
2020-05-09 19:11:30 +03:00
U' <0C>
V' <0C>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
WW "
X - h
Initial Commit
2020-05-09 19:11:30 +03:00
Y D<00><04> ==
oC<04><0E>
ur <0C>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
vr .
wW8<0E>
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD><08>_p
<EFBFBD>r_r
<EFBFBD>W_w
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD>W <0C>
<EFBFBD> D <0C>
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD> D_bf
<EFBFBD>J <0C>
<EFBFBD>W <0C>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD>Ox<14><00>
tOc
xW<15>
Initial Commit
2020-05-09 19:11:30 +03:00
} <0B><15>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
}<14><15>
Initial Commit
2020-05-09 19:11:30 +03:00
}<1E> <15>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
W!
<EFBFBD> <09><15>
<EFBFBD>W<15>
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD>WC
<EFBFBD> _mp
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD> $<15>
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
& (<15>
<EFBFBD>W,<15>
<EFBFBD>W0<15>
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD> <09>4<15>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD>, 8i
<EFBFBD>2 <<15>
<EFBFBD> <09>@<15>
<EFBFBD> C D<15>
<EFBFBD>'H<15>
<EFBFBD><12>L<15>
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD>h<00>o
<EFBFBD> <0B><00>=
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD>O <00><15>
<EFBFBD> <09><00><04><0E>h
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD><08>_p
<EFBFBD>r_r
<EFBFBD>W_w
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD>W <0C>
<EFBFBD> D <0C>
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD> D_bf
<EFBFBD>J <0C>
<EFBFBD>W <0C>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD>O <0C>
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD>
| <0C>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD><1D>$ <0C>
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD><1D>( <0C>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD> , E
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD> 50_ub
<EFBFBD>J4_up
<EFBFBD>r<_ur
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD>W@ <0C>
<EFBFBD>;D M
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD>KG_lb
<EFBFBD>JH <0C>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD>WP <0C>
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD>T <0C>
<EFBFBD> pX <0C>
<EFBFBD>d\ <0C>
<EFBFBD> WdW<00>O|<18>W<04><04><04>W<00>O|<18>W<04><04><04><17>O|<18>W<04>W5O|! 8K
Initial Commit
2020-05-09 19:11:30 +03:00
o 8[
oe
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
U
Initial Commit
2020-05-09 19:11:30 +03:00
#<08><15>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
%<11><15>
&W<15>
Initial Commit
2020-05-09 19:11:30 +03:00
' <0B>h[<14>
?<08><15>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
@<12><15>
Initial Commit
2020-05-09 19:11:30 +03:00
A<12>?
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
BK <15>
Initial Commit
2020-05-09 19:11:30 +03:00
E$<24> K
o.
XK<15>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
[<13>$
\Wo
]<13><15>
Initial Commit
2020-05-09 19:11:30 +03:00
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
^K <04><14>P
Initial Commit
2020-05-09 19:11:30 +03:00
b<08> 
e <09><15>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
fd<15>
Initial Commit
2020-05-09 19:11:30 +03:00
gd "
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
hdw
Initial Commit
2020-05-09 19:11:30 +03:00
i<08><15>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
jW$ 
Initial Commit
2020-05-09 19:11:30 +03:00
kd(>
ld0<15>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
md8<15>
nd@<
Initial Commit
2020-05-09 19:11:30 +03:00
odH <09>
o\
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
& O <04> C WI 8 Q<1B>
<EFBFBD>"<22>P
<EFBFBD>"<22>
<EFBFBD>"<22><1B>
Initial Commit
2020-05-09 19:11:30 +03:00
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
O<03> #<17><03> (<12><0E> 4<08> <0C> 5
<EFBFBD> <0C> 6<0E> tm$ %K
<0C> 'W <0C> (W  )W <0C> *W z
+W D ,W 5 -W  .W  /W <1D> <0C><16>y <0C>W <09>s
Initial Commit
2020-05-09 19:11:30 +03:00
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
ob <0C>c
<1D> <0A>v |<00>
Initial Commit
2020-05-09 19:11:30 +03:00
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
o] <0A><0E>
<1D> <0A><0E>
H <0A><0E>
Initial Commit
2020-05-09 19:11:30 +03:00
<1D> <0A><0E>
S <0A>v<1D> <0A>v v<00>
o<04>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
j <0A><1B>
Initial Commit
2020-05-09 19:11:30 +03:00
 <0A><1B>
, <0A>vt <0A>v <09>8
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
o( Z <0A>8 <1D> <0A>v; <0A>?<1D> <0A>?o <0A>v<1D> <0A>v<1D> <0A>?<1D> <0A>?<1D> <0A>?<1D> <0A>R <0A>R<1D> <0A>v<1B> v1 ?n [^<1B> <0A>v  <0A>v<1B> <0A><1C>| <0A><1C>+ <0A>?e <0A>?<1B> <0A>?<1B> <0A>?<1B> <0A>?M <0A>?<1B> <0A>?\ <0A>?<1B> <0A>?<1B> <0A>?<1B> <0A>?<1B> <0A>?<1B> <0A>?l <0A>?<1B> <0A>?' <0A>R <0A>v4 <0A>vG <0A>v) <0A>v<1B> <0A>v<1B>
<0A><1C><1B> <0A><1C><1B> <0A>?<1B> <0A>?<1B> <0A>? v<00>
oz H <0A><1B> <1B>
Initial Commit
2020-05-09 19:11:30 +03:00
<0A><1B> ?<00>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
o<04>  <0A><1C> <1B> <0A><1C> v<00>
Initial Commit
2020-05-09 19:11:30 +03:00
o
<04> \ <0A><1B> ^

o<04>  <0A>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<1B> <0A>^L <0A>^) <0A>?<1B> <0A>?<1B> <0A>?<1B> <0A>?G <0A>?<1B> <0A>?' <0A>?% <0A>?@ oO o<1B> o<1B> (?<1B> )?<1B> *?D +?<1B> ,? v<1B> 0<1B> 1{ 24
3<1B> 4 5 6<1B> 7! 8x 9<1B> :s ;
 <<1B> =f >L F?  G?<1B> Iv<1B> Jv<1B> L?<1B> M?<1B> <0A>? <0A>?<1B> <0A>?<1B>
<0A>?<1B> <0A>?<1B> <0A>? <0A>?4 <0A>?<1B> <0A>?<1B> <0A>?<1B> <0A>?d <0A>?# <0A>vS <0A>v<1B> <0A>?g <0A>?H <0A>?<1B> <0A>?
<0A>?<1B> <0A>?!  }Tas  <0B>at <0A> <0B>! <0A>+T aqf<1B> <0A>q<0E>?v,?<1B> vt?<1B>
v<1B> ?<1B>  v4 ?K v?v?<1B>v ?<1B>v1g<0E> <09>o
o'_<1D><10>o| Z<12> < <09> }=<11> J><0E> ?
<EFBFBD> <0C>@
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD> <09><00>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
o<02>A<03><04> <09><00><04><1D>D%<25><1D>E<15> I X +K<0E> BL <0C> <0C>M <0C> <0C>N<0E> +OX dtiwQ"t<1D> R<15>luW<03>|<13><03>X|rO<17><1F> <1A> <20>k
<EFBFBD><01><1D>m<15>!0]
<EFBFBD>t<01>E<1F>b<15>"jf<10>#<23>  `<10>$ %<25>&<26>  n $ '<27>(<28>/0c<16>&<26>//<03> $/'<27>,*#<23>77d $7%<25>&<26>77n $7'<27>A?) 5)]B)eN)n[!<21>5<07><00><01><>u7<11><1F>8<14>* z'"<22>;<12>\T+<00>,i<<16><00><00>$B,j><1E><00><00>-<2D> ;.%<25>&<26>
n $ '<27>)'*<2A>V<00>/tvJ<18> <03><><1F>K<13> <03><>0<7F>hm1Z<03><>1[00<>u<00>1Z<03><>1[<03><>0<><00><00>1Zt0<><00><00>1Zr1[B1\1qs2<><00>1Zt) 5 <09><00>
o3`0<01>!2<00>1[01\01]0!v(<06>0<01>h0<00>N1Z12%<00>1[01\:1]03<> '<01><>0<00><00>1Z12%<00>1[01\ <09>1]04<><03>"<22>5R\ <20><03>6<>^<0E>5<> W<03>7id"<0E>8<><01>5&<26>n $'<27>><9^^<15> :V
V
<12> 9<><00> 9<><00>
 9<><00>:<3A><00> Q :<3A><00> 9<><00>
:<3A><00>$9e 9  x9<><00><13> % U$ > : ; 9 I&I$ > : ;9 I : ; 9  : ; 9 I I
!I/  : ; 9  : ; 9 I8   : ; 9  : ; 9 I8  I : ; 9  : ; 9 I8' : ;9  : ;9 I8  : ;9 I8 'II<'4: ;9 I?< : ; 9 4: ; 9 I?<!4: ; 9 I .?: ; 9 'I !.?: ; 9 'I@<18>B"4: ; 9 I<17>B#1R<01>B X Y W $ %41<&1R<01>B X Y W '41<17>B(1R<01>B UX Y W )<29><>1* + U,4: ; 9 I<17>B-1R<01>B UX Y W . U/4: ; 9 I0<><30>11<><31><18>B2<><32>13.?: ; 9 '@<18>B4.: ; 9 'I 5.: ; 9 'I 64: ; 9 I74: ; 9 I8.1@<18>B9.?<n: ;9 :.?<n: ; 9 nrZR55X::Y+8[8=Y=k[k<00>Y+80<>8=SqxZxzSz<00>ZBD x#<10>DL x#<11>L] x#<10>[RD'0<00>t ++<00>///5'0<00>t`
<00><01> /Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/log/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/soc/include/soc/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/freertos/include/freertos/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/soc/src/esp32/include/hal/Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/xtensa-esp32-elf/sys-include/machine/Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/xtensa-esp32-elf/sys-include/sys/Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/lib/gcc/xtensa-esp32-elf/8.2.0/include/Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/xtensa-esp32-elf/sys-include/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/xtensa/include/xtensa/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/xtensa/esp32/include/xtensa/config/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/esp_rom/include/esp32/rom/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/freertos/xtensa/include/freertoslog_freertos.ccpu.hportable.hcpu_ll.h_default_types.h_stdint.hstddef.hlock.h_types.hreent.h_timeval.htime.hhal.h core.h
stdlib.hets_sys.h soc_memory_layout.hportmacro.h queue.hsemphr.htask.htime.hstdio.h            (           >   0   5        
0    n     7 N    71 !   N         }    . 2{ .  4   2z                ,   <03>      
    n     7 ! r     "<03>  <03>~     <   
    n     7 ! v   N 3 P     <03>   n     7   Xthal_cp_id_FPUXthal_cp_id_XCHAL_CP5_IDENTXthal_all_extra_sizesize_tXthal_itlb_arf_ways__locale_t__value__sfXthal_all_extra_alignXthal_have_booleanslocaltime_r_readxTaskGetTickCountFromISRXthal_excm_levelGNU C99 8.2.0 -mlongcalls -mfix-esp32-psram-cache-issue -mfix-esp32-psram-cache-strategy=memw -ggdb -O2 -std=gnu99 -ffunction-sections -fdata-sections -fstrict-volatile-bitfields -fstack-protectoresp_log_system_timestampXthal_rev_no_asctime_buf_cvtlenXthal_have_exceptionsXthal_instrom_vaddrsoc_memory_type_desc_tXthal_cp_id_XCHAL_CP6_IDENT__tm_wcsrtombs_state_nbuf__tm_secXthal_have_sextBaseType_t_l64a_buftime_tXthal_tram_sync_lock_writeXthal_have_fptype_multXthal_have_clampsXthal_dataram_paddrXthal_num_ibreakXthal_cpregs_restore_fnXthal_cp_id_XCHAL_CP7_IDENTXthal_have_ccountXthal_cp_numXthal_cpregs_save_nw_fn__wchXthal_xlmi_size__uint8_t_fileresult_on_exit_argscpu_ll_get_core_idXthal_dtlb_way_bitsiram_addressXthal_have_loopsXthal_icache_line_lockableXthal_num_instram_mbrlen_statelong int_result_k_sizeXthal_hw_configid0Xthal_hw_configid1Xthal_cp_names_localtime_bufXthal_dataram_vaddrxTaskGetTickCount__tm_monXthal_dtlb_arf_ways_misc_reentXthal_dcache_sizeQueueHandle_tsigned charuint8_t__sf_fake_stdinaliased_iramXthal_intlevelXthal_have_highlevel_interruptsXthal_xea_versionunsigned charXthal_itlb_wayssoc_memory_regionssnprintf_unspecified_locale_info_reent_global_impure_ptrXthal_hw_release_minorXthal_have_tlbstimeinfo_BoolXthal_cp_maxXthal_release_minorchar_fnsXthal_num_writebuffer_entries_closeXthal_num_dbreakXthal_cpregs_save_fnSemaphoreHandle_tXthal_mpu_bgmaptimeval_stdinXthal_num_dataromtm_minXthal_mmu_ringsstartup_stack_timezonebufferLockXthal_datarom_paddrtm_hourXthal_dcache_setwidthXthal_datarom_sizeXthal_mmu_asid_kernelcapsXthal_tram_enabled_tznametick_countbufferXthal_release_internal_cookietv_usec__sFILE_fake_wds_sig_funcXthal_icache_linesizeXthal_have_minmaxtm_sec_offset_cvtbufXthal_have_speculationXthal_datarom_vaddrXthal_hw_release_majorXthal_tram_pendingXthal_mmu_min_pte_page_size_p5slong unsigned intXthal_release_majorXthal_mmu_ring_bitsXthal_icache_size__sFILE__sdidinit_flags2Xthal_instram_paddr_LOCK_RECURSIVE_T__sf_fake_stderr/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/log/log_freertos.c_errnoXthal_cpregs_sizeesp_cpu_ccount_t_signal_buf_Bigint_maxwdsXthal_have_cacheattr__cleanup_atexit0__intptr_tXthal_cp_mask_XCHAL_CP1_IDENTs_log_mutexXthal_dtlb_ways__uint32_t_emergency_lock_tXthal_instram_vaddrlong long intxPortInIsrContext_on_exit_args_ptrtm_mon_niobs__sglueXthal_hw_release_name_gamma_signgamXthal_have_xlt_cacheattrXthal_cp_mask_XCHAL_CP2_IDENT_freelist_iobsXthal_intlevel_andbelow_mask_glue_signXthal_have_nmiXthal_cp_id_XCHAL_CP4_IDENT__sf_fake_stdoutunsigned intXthal_debug_configuredintptr_tXthal_num_ccompareXthal_have_densityXthal_have_interruptsXthal_cp_mask_XCHAL_CP3_IDENTXthal_dcache_ways_wcrtomb_stateXthal_build_unique_id__suseconds_t__tm_mday/Users/ficeto/Desktop/ESP32/ESP32S2/esp32-arduino-lib-builder/buildXthal_instrom_size_ubufXthal_num_aregs_stderr_wctomb_state_mbstate_rand_next_flagsXthal_num_instrom_atexitsoc_memory_region_countxQueueCreateMutex__countxthal_MPU_entryXthal_dcache_is_writebackXthal_cp_mask_XCHAL_CP4_IDENT__tm_wdayXthal_dataram_sizeXthal_dcache_line_lockableXthal_num_coprocessors__tm_ydayXthal_num_xlmi_seedXthal_have_prid_seektm_mday_fpos_t__wchbXthal_cp_mask_XCHAL_CP5_IDENT_mbtowc_stateesp_log_timestampsizelong long unsigned intxTaskGetSchedulerState_dso_handle_rand48Xthal_have_spanning_waysoc_memory_type_count_stdoutgettimeofday_blksize_baseXthal_cp_mask_XCHAL_CP6_IDENTT
Initial Commit
2020-05-09 19:11:30 +03:00
ABI=0
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
4  4("'("0((778
"BB5"wx "<00><00>X<00>((((,"T"hh "t(((((<00><>  (8 !#%&(*,.  /013B'Tf{0<00><00><00><00><00><00><00> %.<tN`y<00>log_freertos.cs_log_mutexbuffer$5267bufferLock$5268base$5283esp_log_impl_lockxQueueCreateMutexxQueueGenericReceiveesp_log_impl_lock_timeoutesp_log_impl_unlockxQueueGenericSendg_ticks_per_us_proesp_log_system_timestampxTaskGetSchedulerStategettimeofdaylocaltime_r_lock_acquiresnprintf_lock_releaseesp_log_timestampxPortInIsrContextxTaskGetTickCountFromISRxTaskGetTickCountesp_log_early_timestamp'('(+, . /$0(1,203,. 567, ' ( ' ( ++.1 4
=?
Dt
<00><00>
<00><00><00><00><00> . 
<00>8
xO
Bq
8<00> <00> /<00>$<00> 0<00>(<00> 1<00>,<00> 2<00>0<00> 3 % r( : e n  .  (- T5 TW W 5] h_ _ 6h h 7!!(,,049@DDHLQX\\`
d
i
pttx | <00> <00><00><00><00><00><00> !(-;GNdr~<00><00><00><00><00><00><00><00><00><00><00>$JWeq<00><00><00><00><00><00><00><00>(5BO\iv<00><00><00><00><00><00><00><00> KXey<00><00><00><00><00><00> )7ESao<00><00><00><00><00><00><00><00><00> %3AV<00><00><00><00><00><00><00><00><00>0=Wdq~<00><00>\iw<00><00><00><00><00><00><00>!/=R`n|<00><00><00><00><00><00><00><00> V c p } <00> <00> <00> <00> <00> <00> <00> <00> <00> 
Initial Commit
2020-05-09 19:11:30 +03:00

$
1
>
L
X
t
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
   > J V b n z <00> <00> <00> <00> <00> <00> <00> <00> <00> <00>    ) 6 C P ] j w <00> <00> <00> <00> <00> <00> <00> <00> <00> <00>    - : G T a n <00> <00> <00> <00> <00> *7DQ^kx<00><00><00><00><00><00><00><00><00><00>$1>KXer<00><00><00><00><00><00><00><00><00>(5BO\iv<00><00><00><00><00><00><00><00><00><00>,Uw<00><00><00><00><00><00><00><00><00><00> -:GTu<00><00><00><00><00><00><00>$1>KYz<00><00><00><00><00><00><00><00><00><00><00>  )-6 ; ? K O ] b f n r {<00> <00><00> <00> <00> /<00> <00> /<00><00><00> <00> <00> 7<00> <00> 7<00> <00> <00> 7  7! * 3 < FQ
U
`mr<00>
<00>
<00><00><00><00><00><00><00>
<00>
B<00><00><00>
<00><00><00>




(
,
<00>DT
n
<00>
<00>
<00> <00>
<00>
<00><00><00>"-1<Oipt<00><00><00><00><00><00><00> !*.6:CGOS\`imvz<00><00><00><00><00><00><00><00><00><00><00><00>    , 0 A E \
`
g
k
r
v
}
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00><00>
<00>



)
-
>B $(
,
0 4 8<






$
0 4 8 < HLPTX\`
d
h l pt<00><00><00>
q 
<00><00><00><00><00> <00>  %&/7@I Q Zcks%w.<00><00><00><00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>




#
+
3
;
C
I
(R
+Z
+b
+h
+q
8y
8
;<00>
=<00>
B<00>
D<00>
D<00>
L<00>
R<00>
R<00>
U<00>
W<00>
]<00>
e<00>
h<00>
k<00>
k
q 
x
x
z#
,
<00>2
<00>8
<00>>
<00>D
<00>J
<00>P
<00>V
<00>c
<00>g
<00>~ <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> "<00> %<00> (  (  (  +!  /,  /4  /:  /@  /G  5Q  5Z  5b  7j  7p  7z  7<00>  7<00>  7<00>  7<00>  :<00>  :<00>  :<00>  N<00>  Q<00>  T<00>  T<00>  ]<00>  _<00>  h<00>  n
 n
 r
$
.
6
<
B
I
S
[
_
  (! $0 <!HT`lx<00><00><00><00><00><00><00>
<00>
<00>
<00>
<00>



,
8
D
P \ h t <00> <00> <00> <00> <00><00><00><00><00><00><00>.symtab.strtab.shstrtab.rela.literal.esp_log_impl_lock.rela.literal.esp_log_impl_lock_timeout.rela.literal.esp_log_impl_unlock.rela.literal.esp_log_system_timestamp.rela.literal.esp_log_timestamp.rela.literal.esp_log_early_timestamp.text.data.bss.rela.text.esp_log_impl_lock.rela.text.esp_log_impl_lock_timeout.rela.text.esp_log_impl_unlock.rodata.esp_log_system_timestamp.str1.4.rela.text.esp_log_system_timestamp.rela.text.esp_log_timestamp.rela.text.esp_log_early_timestamp.bss.base$5283.bss.bufferLock$5268.bss.buffer$5267.bss.s_log_mutex.rela.debug_frame.rela.debug_info.debug_abbrev.rela.debug_loc.rela.debug_aranges.rela.debug_ranges.rela.debug_line.debug_str.comment.xtensa.info.rela.xt.lit.rela.xt.prop 4 @<00>H$5 @@ ;@<00>H$5 hLc@I5 <00>T4<00>@(I<00>5 <00><00><00>@<00>IH5  <00><00><00>@<00>I 5  <00><00><00><00><00><00><00>'@JH5 %<00>0 @HJH5 J<00>E@<00>J$5 d2<00>,<00><00>@<00>JP5 <00> t<00>@L<00>5 <00><00><00>@<00>L 5 <00><00><00><00><00>%<00>;<00><00>6@<00>Lt5! M@<00>H@PN<00>5# YfltQg@<00>c<00>5& |<00> Hw@<00>e<00>5( <00> !<00><00>@Pf 5* <00><00>!d
<00>@pg<00>5, <00>0<00>+<00>0<00>@&<00>%A8<00>]A0<00>@0nH51 <00><00>A<00>@xn53 <00>C<00>6& $G<00>|p<00>
Reference in New Issue Copy Permalink