espressif/arduino-esp32
1
0
Fork 1
mirror of https://github.com/0xFEEDC0DE64/arduino-esp32.git synced 2025-12-21 14:22:37 +01:00
Code Issues Packages Projects Releases Wiki Activity
Files
f8b72db3c646e9038c2cb790de4a4e2d8bb7cb7d
arduino-esp32/tools/sdk/esp32/lib/libapp_trace.a

805 lines
116 KiB
Plaintext
Raw Normal View History

Initial Commit
2020-05-09 19:11:30 +03:00
!<arch>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
/ 1602427176 0 0 0 210 `
Initial Commit
2020-05-09 19:11:30 +03:00
P<>P<>P<>P<>P<>P<>P<>esp_apptrace_tmo_checkesp_apptrace_lock_takeesp_apptrace_lock_giveesp_apptrace_rb_produceesp_apptrace_rb_consumeesp_apptrace_rb_read_size_getesp_apptrace_rb_write_size_get// 42 `
app_trace_util.c.obj/
host_file_io.c.obj/
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
app_trace.c.obj/1602427120 501 20 100644 20204 `
ELF^lL4(<00>  intA<01>:)<07>
:hF0<08>Y<05>w O:<05> X4 <02><04>  <04> <11>V,<0E>r<0E><06>e:<04><03><08><04> <0C><04><13> Y
: <04> , <0C> <04> g<04><05><04><04>Y<04><1B> S<08>SpF<0F>/<08> <0C>1<13>_k2 <0C>2  <0C>
2 V2_x3 <0B>k _<00>
:W$7^ s9  <0C>:  {;  <0C> <  <0C>=  ~>  U ?  <0C> @  /A  <11>J<08> 'K
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD> <0C>L <09><00>cN
_"Q
_ D<00>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
:<0F> <00>U<08> <0C>V<12> <0C>W <0C>X <09> <0C> Y <00><04>  
:^ u@ <0C>v@ iwY<0F> <05><08>_p<05>@_r<05>_w<05> <0C> <05> e <0C><05> e_bf<05> <0C><05> <0C><05>F<14><00>t<15>x<15>} c<15>}cr }c <15><15> <05> Mp<05><15><05>h<05><16> _mp<05><12>$! <05>
<EFBFBD>(
<05>,<15><05>0<15><05> M4<15><05><13>8<15><05><10><<15><05> M@[<05> <0B>D<15> <05><13>H+ <05><12>L<15> <05>$<00>v<05> c<00>b<05> <00><15><05> M<00><04>hh<05>f_p<05>@_r<05>_w<05> <0C> <05> e <0C><05> e_bf<05> <0C><05> <0C><05> <0C><05>
D <0C><05><1D>$ <0C><05><1D>( <05> <0A>, <0C><05> <09>0_ub<05>4_up<05>@<_ur<05>@ \ <05><11>D m<05>G_lb<05>H <0C><05>P <0C><05>
<EFBFBD>T <0C><05> 8X <0C> <05>,\ {<05> d<00>DMf<00>D<18>Z<03><04><17><00>D<18><04><00>D<04> Y
Initial Commit
2020-05-09 19:11:30 +03:00
: Y
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
:b#<14>
#]<15>%]<15> &b
' c$<14>?<08><15> @<12><15>A<12>MBF <15> E$ F<00>
:NX<15>[<13>_\]<13>X
^ <04>Pb<08>e M<15>f,z g, Eh,<15>i<08><15>j$Hk,(;l,0<15>m,8<15> n,@\o,H S<00>
:\<04><04><1A><04>i<04><1A> <04> <<05>"<22><1B>
<05>"<22><1B><05>"<22>
<04>0l' M<14>YgM<1C><08>A D<00>
:<1C><08>u <08>u <1C><08>u <1C><08>u x<08>A<1C><08>A A<00>
:<03> <1C><08><1B> <1C><08><1B> ,<08>A{<08>A <09>"
Initial Commit
2020-05-09 19:11:30 +03:00
:
<1C><08>"
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<1C> <08>AJ<08>`^<08>`f<08>Ab <08>A<1C><08>`<1C><08>`<1C><08>`e<08>M <08>MV<08>AA ` [$.<08>Aq<08>A<1B><08><1C><1B><08><1C>(<08>`:<08>`O <08>`<1B><08>`
<08>`J<08>`{<08>`|<08>`<1B><08>`<1B><08>`<08>`<1B><08>`<1B><08>`i<08>`<1B><08>`<1B><08>M<1B> <08>Ao<08>A<1B><08>A<1B><08>A<08>A<1B> <08><1C><08><1C>y<08>`<1B><08>`<1B><08>` At
:d ?<08>t q
<08>t `<00>
Initial Commit
2020-05-09 19:11:30 +03:00
:<03> Y<08><1C> <08><1C> A<00>
:
<03> S<08><1B> $<00>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
:<03> ,<08><12> <1B><08>$<1B><08>$8<08>`< <08>`<1B> <08>`<1B><08>`<1B><08>`y <08>`h<08>`<1B>
<08>`<1B>:<1B>:<1B>:<1B> (`6)` *`l+`<1B> ,` A<00> <03> 0<1C> _1<1C> I 2<1C> <1B> 3<1C> <1B>4<1C> ;5<1C> <1B>6<1C> <7<1C> f8<1C> <1B>9<1C> <1B>:<1C> _ ;<1C> *<<1C> N=<1C> <1B>><1C> RF`PG`<1B>IA<1B> JAL`~ M`<1B><08>`<1B><08>`~<08>`!
<08>` <08>`,<08>`<08>`y<08>`<08>`B<08>`<1B><08>`<1B><08>`1<08>A<1B><08>A<1B><08>`<1B><08>`H<08>`<1B><08>`g <08>`<1B><08>` }>as E at<08> E  <08>> K[P<1B><08>[ <09>`<1B> A# `? A<1B> `:
A<1B> `<1B> A<1B>
`+ A `' A; `<1B> A `<1B> A 
Initial Commit
2020-05-09 19:11:30 +03:00
 <0A><1E>
E 
<1E>
E U
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
E <1E>
E 
E b
Initial Commit
2020-05-09 19:11:30 +03:00
E <1E>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
!E <1E>
Initial Commit
2020-05-09 19:11:30 +03:00
"E 
 <09>= val
$E $
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
a <0C>
Initial Commit
2020-05-09 19:11:30 +03:00
% <0B> <0C>
&E  <0C>
'E  <0C>
(E <0C>
)E  N
*E  <0C>
+E  <0C>
,E  o
-E 
0 <1E>
1E <1E>
2E <1E>
3E o
4E  U
5E 
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<1E>
6E  Y
7E T
8E O
9E J
Initial Commit
2020-05-09 19:11:30 +03:00
:E !en
;E 
/5a val
=E 
@ _<1E>
AE <1E>
BE 
?z5 val
DE 
M <09><1E>
NE  <1E>
OE <1E>
PE !rdy
QE !max
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
RE <1E>
Initial Commit
2020-05-09 19:11:30 +03:00
SE 
L<05>z val
UE 
X )<1E>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
YE k
Initial Commit
2020-05-09 19:11:30 +03:00
ZE 
WD<1F> val
\E 
_ <09><1E>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
`E 
Initial Commit
2020-05-09 19:11:30 +03:00
aE <1E>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
bE <1E>
Initial Commit
2020-05-09 19:11:30 +03:00
cE <1E>
dE U
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
eE <1E>
fE 
gE b
Initial Commit
2020-05-09 19:11:30 +03:00
hE <1E>
iE !en
jE 
^D val
lE 
o B<1E>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
pE <1E>
Initial Commit
2020-05-09 19:11:30 +03:00
qE 
n] val
sE 
~ <09>!t0
E !t1
<EFBFBD>E !wdt
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD>E 
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD>E <1E>
<EFBFBD>E 
}<05>] val
<EFBFBD>E 
<EFBFBD> (!t0
<EFBFBD>E !t1
<EFBFBD>E !wdt
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD>E 
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD>E <1E>
<EFBFBD>E 
<EFBFBD>C<1F> val
<EFBFBD>E 
<EFBFBD> <09>!t0
<EFBFBD>E !t1
<EFBFBD>E !wdt
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD>E 
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD>E <1E>
<EFBFBD>E 
<EFBFBD><05>C val
<EFBFBD>E 
<EFBFBD> !t0
<EFBFBD>E !t1
<EFBFBD>E !wdt
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD>E 
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD>E <1E>
<EFBFBD>E 
<EFBFBD>)<1F> val
<EFBFBD>E 
<EFBFBD> S 
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD>E <1E>
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD>E 
<EFBFBD>n) val
<EFBFBD>E 
<EFBFBD> <09><1E>
<EFBFBD>E !en
<EFBFBD>E 
<EFBFBD><05>n val
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD>E <11>
$ 
Initial Commit
2020-05-09 19:11:30 +03:00
.) W
>H c
E_L o
FE P {
GE T <0C>
HE X <0C>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
IE \ <0C>
Initial Commit
2020-05-09 19:11:30 +03:00
JE ` 
KE d <0C>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
V<07>h <0C>
])l <0C>
Initial Commit
2020-05-09 19:11:30 +03:00
m<07>p <0C>
tBt <0C>
uE x <0C>
vE | <0C>
wE <00> 
xE <00> B
yE <00> <0C>
zE <00> <0C>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
{E <00> h
Initial Commit
2020-05-09 19:11:30 +03:00
|E <00> <0C>
<EFBFBD><07><00> <0C>
<EFBFBD>(<00> <
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD><07><00> <0C>
<EFBFBD><00> <0C>
<EFBFBD>E <00> <0C>
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD>E <00> <0C>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD>E <00> <0C>
<EFBFBD>E <00> <0C>
<EFBFBD>E <00> 0
<EFBFBD>E <00> m
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD>E <00> 
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD>E <00> <0C>
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD>E <00> 
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD>E <00> <0C>
<EFBFBD>E <00> <0C>
<EFBFBD>E <00> <0C>
<EFBFBD>E <00> I
<EFBFBD>E <00> r
<EFBFBD>E <00> <0C>
<EFBFBD>E <00> <0C>
<EFBFBD>E <00>

Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD>E <00> 
<EFBFBD>E <00> 
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD>E <00> ]
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD>S<00>clk
<EFBFBD><07><00>"<22> <09>9
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
:<04>
<EFBFBD>$<1C>
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD>9<1C>
<EFBFBD>9 <09>m
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
:']<1C> <0B>m  < <09> t =<11> <0C> ><0E> L ?
<EFBFBD> . @
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD> E <00>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
:$ A~<03> <09><00><03>s D%<25><1C> E5  I J <0C> KQ S L ) <0C> M ) <0C> NQ  O J Vf[<1C> Q"f<1C> R5% $ > &I: ; 9 I$ > : ;9 I : ; 9  : ; 9 I I
!I/  : ; 9  : ; 9 I8   I : ; 9  : ; 9 I8  : ; 9  : ; 9 I8' : ;9  : ;9 I8  : ;9 I8 'II<'4: ;9 I?<4: ; 9 I?<! : ; 9 I 8  I : ; 9 I! : ; 9 I 8 "5IGA<01> /Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/lib/gcc/xtensa-esp32-elf/8.2.0/include/Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/xtensa-esp32-elf/sys-include/machine/Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/xtensa-esp32-elf/sys-include/sys/Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/xtensa-esp32-elf/sys-include/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/xtensa/include/xtensa/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/xtensa/esp32/include/xtensa/config/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/soc/soc/esp32/include/soc/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/esp_rom/include/esp32/rom/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/soc/include/socstddef.h_default_types.hlock.h_types.hreent.h_stdint.hstdlib.hhal.hcore.htimer_group_struct.hets_sys.hsoc_memory_layout.h Xthal_cp_id_FPUXthal_cp_id_XCHAL_CP5_IDENTXthal_all_extra_sizesize_tXthal_itlb_arf_ways__locale_t__valuereload__sfXthal_all_extra_alignXthal_have_booleans_readint_enaXthal_excm_level_writeXthal_rev_no_asctime_buf_cvtlenXthal_have_exceptionswdt_wprotectXthal_instrom_vaddrsoc_memory_type_desc_tXthal_cp_id_XCHAL_CP6_IDENT__tm_wcsrtombs_state_nbuf__tm_secXthal_have_sext_l64a_bufXthal_tram_sync_lockXthal_have_fptype_multXthal_have_clampsXthal_dataram_paddrXthal_num_ibreakclk_selXthal_cpregs_restore_fnXthal_cp_id_XCHAL_CP7_IDENTXthal_have_ccountXthal_cp_numwdt_config0wdt_config1wdt_config2wdt_config3wdt_config4Xthal_cpregs_save_nw_fnrtc_cali_cfg__wchXthal_xlmi_sizelactlo_file_on_exit_argsXthal_dtlb_way_bitsiram_addressXthal_have_loopsXthal_icache_line_lockableXthal_num_instram_mbrlen_statelong int_result_k_sizeXthal_hw_configid0Xthal_hw_configid1Xthal_cp_namessys_reset_length_localtime_bufXthal_dataram_vaddrload_highcnt_low__tm_monXthal_dtlb_arf_ways_Booldate_misc_reentXthal_dcache_sizesigned char__sf_fake_stdinaliased_iramXthal_intlevelXthal_have_highlevel_interruptscpst_enXthal_xea_versionunsigned charXthal_itlb_waysint_rawsoc_memory_regions_unspecified_locale_infoupdate_reent_global_impure_ptrXthal_hw_release_minorXthal_have_tlbsint_st_timersstg0stg1stg2stg3Xthal_cp_maxvalueXthal_release_minorchar_fnsXthal_num_writebuffer_entries_closeXthal_num_dbreakXthal_cpregs_save_fnedge_int_enXthal_mpu_bgmapconfig_stdindividerXthal_num_dataromXthal_mmu_ringsstartup_stackXthal_datarom_paddrXthal_dcache_setwidthXthal_datarom_sizeXthal_mmu_asid_kernelrtc_cali_cfg1timg_dev_stimg_dev_tcapslactconfigXthal_tram_enabledXthal_release_internal_cookie__sFILE_fake/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/app_trace/app_trace.c_wds_sig_funcXthal_icache_linesizeXthal_have_minmax_offset_cvtbufXthal_have_speculationXthal_datarom_vaddrstep_lenXthal_hw_release_majorXthal_tram_pendingXthal_mmu_min_pte_page_size_p5slong unsigned intXthal_release_majorXthal_mmu_ring_bitsXthal_icache_size__sFILE__sdidinit_flags2Xthal_instram_paddrwdt_feed_LOCK_RECURSIVE_T__sf_fake_stderr_errnoXthal_cpregs_size_signal_bufint_clr_timers_Bigint_maxwdslactXthal_have_cacheattr__cleanup_atexit0__intptr_tXthal_cp_mask_XCHAL_CP1_IDENTtimg_dateXthal_dtlb_ways__uint32_t_emergency_lock_tXthal_instram_vaddrlong long int_on_exit_args_ptr_niobsenableTIMERG0__sglueXthal_hw_release_namereserved_a8_gamma_signgamhw_timerXthal_have_xlt_cacheattrXthal_cp_mask_XCH
Initial Commit
2020-05-09 19:11:30 +03:00
ABI=0
<00><> 
  app_trace.c    * = I U \ h m { <00> <00> <00> <00> <00> <00> <00> <00> <00> <00>   - 9 I V ` l y <00> <00> <00> <00> <00> <00>    * 7 D Q _ m z <00> <00> <00> <00> <00> <00> <00>  & 3 G x <00> <00> <00> <00> <00> <00> <00> <00>   ! / = Y g u <00> <00> <00> <00> <00> <00> <00> <00> <00>   $ U b | <00> <00> <00> <00> <00> <00> <00>  % 2 ? L Y  % 3 A O j x <00> <00> <00> <00> <00> <00> <00> <00>   * 8 F T b p ~ <00> <00> <00> <00>     ,  9  F  R  ^  j  <00>  <00>  <00>  <00>  <00>  <00>  <00>  <00>  <00>  
 (
 4
 @
 L
 X
 d
 p
 |
 <00>
 <00>
 <00>
 <00>
 <00>
 <00>
 <00>
 <00>
 <00>
 <00>
      -  :  G  T  a  n  {  <00>  <00>  <00>  <00>  <00>  <00>  <00>  <00>  <00>  <00> 
   $  1  >  K  X  z  <00>  <00>  <00>  <00>  <00>      !  .  ;  H  U  b  o  |  <00>  <00>  <00>  <00>  <00>  <00>  <00>  <00>     ( 5 B O \ i v <00> <00> <00> <00> <00> <00> <00> <00> <00> <00>    , 9 F S ` m z <00> <00> <00> <00> <00> <00> <00> <00> <00> <00>   ? a n { <00> <00> <00> <00> <00> <00> <00> <00> <00> <00>
  $ 1 G W g w <00> <00> <00> <00> <00> <00>    - : G T k { <00> <00> <00> <00> <00> <00> <00> <00> ? O <00> <00> <00> <00>   N ^ n ~ <00> <00> <00> <00> <00> <00> " 2 <00> <00>   { <00> <00> <00> 3 C x <00> <00> <00> <00> <00> <00>    ) 6 C P ] j w <00> <00> <00> <00> <00> <00> <00> <00> <00> <00>    - : G T a n { <00> <00> <00> <00> <00> <00> <00> <00> <00> <00>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
 : F R s <00> <00> <00> <00> <00> <00> <00>   # 0 = K l x .symtab.strtab.shstrtab.text.data.bss.rela.debug_info.debug_abbrev.rela.debug_aranges.debug_line.debug_str.comment.xtensa.info4!4'414<00>,@<00>8<00>  =<00><00>P{K@<00>K  _<00>Kk0<00>!<00>v0<00>7&<00>78 8<00>  <00>8 <00>K<00>/0 1602427120 501 20 100644 42024 `
ELF^0<>4(32<00><>Cff<00><><EFBFBD><EFBFBD>?<00><>?<3F><00>Ld<00><00><00><>?<3F>6A<00><00><00>"<01>: &7<><00>0<>1<EFBFBD><00>3<EFBFBD>021<32><02>3<EFBFBD><33>: <09><><EFBFBD>0<EFBFBD>†|<7C><><EFBFBD>0<EFBFBD><30>0<EFBFBD>ˆ2<><07>"<22><> -<03> <1D>lock/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/soc/include/soc/spinlock.hresult == core_id || result == SPINLOCK_FREE(result == SPINLOCK_FREE) == (lock->count == 0)lock->count < 0xFF6<>]!*%2a0c9<11>%<25> <00>L[<5B><00><00><00>0c9!<21><>@<40><03> 10d0q1Iq'7<16><><1C><03><05><01> <00><00><00>F<00>0 <13><><00>q<EFBFBD> <00>q<EFBFBD><71>#<23><><03><1E>8!0<> <00><11><00><00>1<EFBFBD><00><16><><EFBFBD>1 :: 0(<28> 0t<30><13><03><00><>t<EFBFBD><00><00><00>(
 J<>7<EFBFBD><11><00><>u<EFBFBD><00><00><00>2<><32>'<27><11><00><>v<EFBFBD><00><00><00>")<15> (! <20> 89%-
<EFBFBD> <1D>core_id == lock->ownerlock->count < 0x1006A<00>"<22>c<00><><03><02><11><00><><EFBFBD><EFBFBD><00><00><00><00> <0B><><12><><EFBFBD> <00><00><02> <00>"<22><><EFBFBD><EFBFBD><11><00><><EFBFBD><EFBFBD><00><00><00><00><> <00><00> <1D>6A<00><02><08> (B*)<29> <00>8<EFBFBD> <00>H<EFBFBD><48><02>%<00> <00>H:<3A><> <00><18><><02>%<00> <00>8
<EFBFBD> <00>H:<3A><> <00><18><> <03> 9H<39> <00>!<00> (8 "72{ <02> <00>H<EFBFBD> <00>(<28> )H<> <00> <00>8<EFBFBD> <00>(<28><><1E> )8<> <00> <00>(<28> ('<27> <09> (<18> )(- <09> <00> <00>H:9<> 9H<39> <00> <00> <00>8 <0B><> <00>(<04><><EFBFBD>79<11> <00>H:9<> 9H<39> F <1D>6A<00><02><08> (2*)<29> <00>8<EFBFBD> <00>H<EFBFBD>:<11> <00>8:<3A><> <00>H<EFBFBD>:W<><00> <00>8:<3A><> <00>(<28>:E<> <00>8:<3A><> <00>(<28><>$<24> <00>(<28> 87<> <09> 8<18> 9( <03> 98<39> <00> <00>8:9<> 98<39> F <1D>6A<00> <00>2<EFBFBD> <00>B<EFBFBD>9<0F> <00>B<EFBFBD> (2 (<28><00> <00>"<22> (2 (<28><1D>6A<00> <00>2<EFBFBD> <00>B<EFBFBD>9<1C> <00><12> <00>B<EFBFBD><42><EFBFBD><EFBFBD><EFBFBD> <0B><> (2 <20><><EFBFBD><00> <00>2 <0B><> (B <20><>-<1D>spinlock_releasespinlock_acquire <00><><EFBFBD><EFBFBD>| S 
@` <00> <00> / @ <00><01> <0C><00> hint%A<06>B1<07>
B`N0<04>+m<08>m3<04>M%W OB<05> <07> <07>%m  %V <11>y ,<0E>o r<0E> eB <09><08> <09> <0C>w <09> m(
B  <09> L v <09>% g <09><05><04> <09>(<04> <09><1B> <07>s<08>s<04>
f<0F>
Initial Commit
2020-05-09 19:11:30 +03:00
/<08> #
1<13>_k
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
2% <0C>
2 % p
2% <0C>
Initial Commit
2020-05-09 19:11:30 +03:00
2%_x
3 <0B><04> <00>
B<0F>$
7~ <0C>
9 % 
: % s
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
; % <0C>
Initial Commit
2020-05-09 19:11:30 +03:00
< % <0C>
= % <0C>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
> % <0C>
? % 
Initial Commit
2020-05-09 19:11:30 +03:00
@ % <0C>
A % <11>
J<08> <0C>
K
<EFBFBD> <0C>
L <09><00><12>
N
A
Q
 d<00>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
BV <00>
Initial Commit
2020-05-09 19:11:30 +03:00
U #
V <0C>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
W% <0C>
X  <0C>
Initial Commit
2020-05-09 19:11:30 +03:00
Y 2<00><04> ++
B1~,
u` L
v` <0C>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
w%m<0F>
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD><08>_p
<EFBFBD>`_r
<EFBFBD>%_w
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD>% =
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD> y <0C>
<EFBFBD> y_bf
<EFBFBD>8 <0C>
<EFBFBD>% )
<EFBFBD>=f<14><00>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
t=y
x%<15>
Initial Commit
2020-05-09 19:11:30 +03:00
} <0B>$
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
}<14>
Initial Commit
2020-05-09 19:11:30 +03:00
}<1E> <15>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
%b
<EFBFBD> m/
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD>%<15>
<EFBFBD>%z
<EFBFBD><16> _mp
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD><12>$<15>
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
 (<15>
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD>%,
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD>%0.
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD> m4
<EFBFBD> 8<15>
<EFBFBD> <<15>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD> m@<15>
<EFBFBD>  DV
<EFBFBD>H<15>
<EFBFBD><12>L<15>
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD>D<00><15>
<EFBFBD> <0B><00>t
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD>+ <00><15>
<EFBFBD> m<00><04>'h
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD><08>_p
<EFBFBD>`_r
<EFBFBD>%_w
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD>% =
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD> y <0C>
<EFBFBD> y_bf
<EFBFBD>8 <0C>
<EFBFBD>% )
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD>= <0C>
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD>
d <0C>
<EFBFBD><1D>$ <0C>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD><1D>( k
<EFBFBD> <0A>, <0C>
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD> 0_ub
<EFBFBD>84_up
<EFBFBD>`<_ur
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD>%@ <0C>
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD>D <0C>
<EFBFBD>'G_lb
<EFBFBD>8H C
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD>%P &
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD>
<EFBFBD>T <0C>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD> XX )
<EFBFBD>L\ :
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD> %d%<00>=dm%<04>%<00>=d<18>%z<03><04><17><00>=d<18>%<04>%=d<04> m'
B m7
B<06>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
Cj
Initial Commit
2020-05-09 19:11:30 +03:00
#}#
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
%}<15>
&%G
Initial Commit
2020-05-09 19:11:30 +03:00
' <0B>D7<14>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
?<08>U
Initial Commit
2020-05-09 19:11:30 +03:00
@<12>)
A<12>E
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
BN 2
Initial Commit
2020-05-09 19:11:30 +03:00
E$<24> N<00>
Bm
X'<15>
[<13><15>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
\%<15>
]<13>=
Initial Commit
2020-05-09 19:11:30 +03:00
^' <04>P
b<08>p
e m&
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
fL
Initial Commit
2020-05-09 19:11:30 +03:00
gL <15>
hL<15>
i<08>
j%$k
kL(<15>
lL0<15>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
mL8f
Initial Commit
2020-05-09 19:11:30 +03:00
nL@<15>
oLH s<00>
B\<04><04> =<04><04><04> %%  -D
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD>"<22><1B>
<EFBFBD>"<22>h
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD>"<22><1B>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
=< a<04> ,<13><04> 0<14>} <04>
M<14><1D> <0C>I d<00>
B<1D> <0C><0E> f <0C><0E> <1D> <0C><0E> <1D> <0C><0E> <1D> <0C>I<1D> <0C>I I
Initial Commit
2020-05-09 19:11:30 +03:00
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
B<03> <1D> <0C>
Initial Commit
2020-05-09 19:11:30 +03:00
G <0C>
, <0C>I<1D> <0C>I <09>S
BC
<1D> <0C>S
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
 <0C>I<1D> <0C>tM <0C>t<1D> <0C>I <0C>I<1D> <0C>t<1D> <0C>t <0C>t<1D> <0C>UM <0C>U <0C>I I<1B> t<1B>
[,<1B> <0C>Im <0C>I<1B> <0C><1C><1B> <0C><1C>} <0C>t<1B> <0C>t <0C>t<1B> <0C>t- <0C>t<1B> <0C>t <0C>t<1B> <0C>t/ <0C>t2 <0C>t<1B> <0C>t <0C>tD <0C>t<1B> <0C>t <0C>t<1B> <0C>Uu <0C>I<1B> <0C>I<1B> <0C>Io <0C>I  <0C>I<1B> <0C><1C>= <0C><1C><1B> <0C>t <0C>t<1B> <0C>t I<00>
B<03>  <0C><1B> M
<0C><1B> t<00>
Initial Commit
2020-05-09 19:11:30 +03:00
B<03> a <0C><1C> 3 <0C><1C> I
B
<03> <1B> <0C> ,%
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
B j <0C>% U <0C>,<1B> <0C>,<1B> <0C>t<1B>
<0C>t[ <0C>t
 <0C>t<1B> <0C>t <0C>tp <0C>t~
<0C>t<1B> B<1B> B<1B> BD (tY )t *t<1B> +t' ,t I,!  0,<1B> 1,<1B> 2,u 3,B 4,Z 5,[ 6,8 7,<1B> 8,<1B> 9,A :,<1B> ;,I <,<1B> =,<1B> >,J FtT Gt<1B> IIT JI> Lt<1B> Mt<1B> <0C>t} <0C>t<1B> <0C>t
<0C>t<1B> <0C>t7 <0C>t <0C>t<1B> <0C>t <0C>t<1B> <0C>t<1B> <0C>t<1B> <0C>t) <0C>I<1B> <0C>I <0C>t<1B> <0C>tH <0C>t  <0C>t6 <0C>t<1B> <0C>t~  }oas  } at <0C> } ~ <0C>Fo |<00><03><1B> <0C><1E> <0A>t5 Ic t I<1B> t
I<1B> t6 I<1B>
t<1B> I t~ I] tR I~ t/ It<1D>gm <09><00>
B'<03><1D><0F><1A><04> q < <09> <0C>=<11> <0C>><0E> T?
<EFBFBD> *@
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD> } <00>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
BG4A<03> <1D>D%E= I z <0C>K<0E> <0C>L 1 $M 1 N<0E> ZO<z <09><00><03><1D>Q"<22>^ R= % <09> <0C>& } <0C>
' } <04>(<02> <02> <09> <0C><02><10><04><02><03>  7 <0C>!} tmo"}  L#} Z$ B gmuxC<12> <0C> DBq EC j <09> <0C>k<0E> <0C>l<17>  - m<17> rdn<17> wro<17> e Kps 6 <01>
} @<01>!rb<01><"<22><01>} LB<04> o<01>
} /<01>X!rb<01>;<00><00>"<22><01>} <00><00> j<01>
<EFBFBD><00><01><>!rb<01>5#<23><01>B} =1$ptr<01><0E><00><00> <20>e
<EFBFBD><00><01>!rbe5<00><00>#<23>eB} <00><00>$ptrg<0E>KC <20>R <0B>`<01>R#<23>R7R<00><00>"<22> UB<00><00>%<25>P[H&<26><00><00>'2Q<02>&?(Q)KC=)Wrl*r<00>)w<00><00>*<2A>P<00>)<29><00><00>+"Y,Z,[<08>,\,]-PY,Z,[<08>,\,].\eg <20>5 <0B>
<01>~#<23>57R<00><00>!tmo5Q~$res7 %&$/"<22> ;B=9"<22> B<0E>`\0  ;'( )<00><00>1# )$<00><00>%<25>(BV&<26><00><00>&<26><00><00>2<>0<02> &<26><00>&<26>&"/03<><02>\)<29>HD)<29>ig)<29><00>|)<00><00>*"(<00>)'<00><00>0c^/^
a "&<26>&|&p75*4p\)9LJ1Ev)Fa_*T<00> {)Uwu+(Y<00>,Z,[E,\,]+Yq<00>,Zu,[s,\<02>\+<2B>Y<00>,Z,[t,\,]d+<2B>Y(,Z,[u,\,]<03>-<2D>Y,Z,[v,\,]<03>+<2B>ek,Z<03>D-<2D><00>,Z<03>L74<> <0B><01>5tmo 6~6<>" %78cur$B9<02>3<03>5mux<02>V<EFBFBD><04>:<3A><02>3<EFBFBD>5mux<02>]<5D>;v
<02>f%:n<02>B26<><02> B76<37><02>B9<03>3<03>;<3B><03>P<EFBFBD>6<03>} 6<03>} <y<00>=<3D>6<><03>B76<37><03>B<04> z<00>
B<03>:=3<>c;<3B>=P<>;v
=^q 6<>@} 6A} 6<>B} 6C} 6<>C} <y<00>=46<>FB=T6<>j} 76<37>mB76<37>yB9<>3<03>;<3B>
]<5D>;<3B>
l} 5set<><04> } :<3A> <04><1E><03>5p<04>?n><3E>S<01>Y&<26><00><00>)<29><00><00>?.)<29><00><00>.}*<2A>@ O&<26><00><00>(@ @<40>1<>@
@<40>. <00>A66)AWW<13>A,,6B<> <00> <0C>AF F 9% U$ > &I: ; 9 I$ > : ;9 I : ; 9  : ; 9 I I
!I/  : ; 9  : ; 9 I8   I : ; 9  : ; 9 I8  : ; 9  : ; 9 I8' : ;9  : ;9 I8  : ;9 I8 'II<'4: ;9 I?<5I4: ; 9 I?<!& .?: ; 9 'I@<18>B!: ; 9 I<17>B"4: ; 9 I<17>B#: ; 9 I<17>B$4: ; 9 I<17>B%1R<01>B UX Y W &1<17>B'1R<01>B X Y W ( )41<17>B* 1+<2B><>1,<2C><><18>B-<2D><>1.<2E><>1/ U01R<01>B X Y W 1 121R<01>B UX Y W 3414.?: ; 9 'I 5: ; 9 I64: ; 9 I7 84: ; 9 I9.: ; 9 ' :.: ; 9 'I ;: ; 9 I<4I4= >.1@<18>B? @41A.?<n: ; 9 B.?<n: ;9 &R&-<00>R<>-9R9@<00>R<>0<>)X)-y<01>-<0<><<XR <00>R<> *R*/<00>R<>0<> R -0<>-/R R <00>XUSUp<00>S<>pwSw<00><00>S<><53><00>S<><00><00>S<><00>R R <00>XISIT<00>S<>T<00>S<><00><00>S<><53><00>S<><00><00>S<><53><00>S<><00><00>S<>YRo<00>Y<><00>x<00><00>R;R;`<00>R<>Z!r"JZJO<00>R#P[Z;R;V<00>R<>;R;V<00>R<>["D[P[[ !Y"OYPVY["D[PV[P[[R
U S
<00>L<00><00>Z+S+
<00>D~<00>0<><30>1<>+S+
<00>DS~0<><30><00>0<>~U<><00>U~0<><30><00>0<>~U<><00>U-9S9
<00>H0B^3~T<><00>T<><00>v
ff'<27><~V<><00>V-9S9~<00>H<EFBFBD><00><00>H^h<00>\<5C>^h<00><04><>?<3F>^hUs~Zv<00><00>H<01><00>HNRNS<00>R<>!S/Z6=ZGJRLS
`<00><00>/@ DD<00><00>DD~<00><00>VS
`<00><00>/@<00><00><01> /Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/app_trace/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/freertos/xtensa/include/freertos/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/soc/include/soc/Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/lib/gcc/xtensa-esp32-elf/8.2.0/include/Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/xtensa-esp32-elf/sys-include/machine/Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/xtensa-esp32-elf/sys-include/sys/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/xtensa/include/xtensa/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/xtensa/esp32/include/xtensa/config/Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/xtensa-esp32-elf/sys-include/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/esp_rom/include/esp32/rom/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/esp_common/include/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/app_trace/include/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/esp32/include/esp32app_trace_util.cportmacro.hspinlock.hsoc_memory_layout.hcompare_set.hstddef.h_default_types.hlock.h_types.hreent.h_stdint.hhal.hcore.hstdlib.h ets_sys.h
esp_err.h esp_app_trace_util.h assert.h xtruntime.hclk.h                                       5       <03>      "    <03> 3<03>  3<03>~                           <03>  <03>     3<03>  
 <03>                 V          )  &          J       
 <03>    3<03>  3<03>                             C      <03>    !                       $       #    "       !      *   * &  y       $  $       c   <03>    !                         '     "   "         r   <03>                !     <03>                             Xthal_cp_id_FPUXthal_cp_id_XCHAL_CP5_IDENTXthal_all_extra_sizesize_tXthal_itlb_arf_ways__locale_t__valueesp_apptrace_rb_read_size_get__sfXthal_all_extra_alignXthal_have_booleansowner_readXthal_excm_level_writeXthal_rev_noint32_t_asctime_buf_cvtlenXthal_have_exceptionsXthal_instrom_vaddrsoc_memory_type_desc_tesp_apptrace_rb_tXthal_cp_id_XCHAL_CP6_IDENT__func____tm_wcsrtombs_state_nbuf__tm_secXthal_have_sext_l64a_bufesp_apptrace_tmo_checkccount_startXthal_tram_syncstate_lockXthal_have_fpvPortCPUReleaseMutextype_multXthal_have_clampsXthal_dataram_paddrXthal_num_ibreakXthal_cpregs_restore_fnXthal_cp_id_XCHAL_CP7_IDENTXthal_have_ccountXthal_cp_numXthal_cpregs_save_nw_fn__wchXthal_xlmi_size__uint8_t_fileresult_on_exit_argsXthal_dtlb_way_bitsiram_addressXthal_have_loopsXthal_icache_line_lockableXthal_num_instram_mbrlen_statelong int_result_k_sizeXthal_hw_configid0Xthal_hw_configid1Xthal_cp_names_localtime_bufXthal_dataram_vaddr__tm_monXthal_dtlb_arf_waysirq_status_misc_reentXthal_dcache_sizesigned charuint8_t__sf_fake_stdinaliased_iramXthal_intlevelXthal_have_highlevel_interruptscpu_freqXthal_xea_versionunsigned charXthal_itlb_wayssoc_memory_regions_unspecified_locale_info_reent_global_impure_ptrspinlock_acquireXthal_hw_release_minorXthal_have_tlbs_BoolXthal_cp_maxesp_apptrace_tmo_tXthal_release_minorother_core_idchar_fnsXthal_num_writebuffer_entries_closeXthal_num_dbreakXthal_cpregs_save_fnlockXthal_mpu_bgmap_stdinXthal_num_dataromcore_idXthal_mmu_ringsstartup_stackXthal_datarom_paddrelapsedXthal_dcache_setwidthesp_apptrace_rb_consumeXthal_datarom_sizeXthal_mmu_asid_kernelcapsXthal_tram_enabledXthal_release_internal_cookie__sFILE_fake_wds_sig_funcXthal_icache_linesizeXthal_have_minmax_offset_cvtbuf__assert_funcXthal_have_speculationXthal_datarom_vaddrXthal_hw_release_majorspinlockXthal_tram_pendingXthal_mmu_min_pte_page_size_p5slong unsigned intXthal_release_majorXthal_mmu_ring_bitsesp_apptrace_rb_produceXthal_icache_size__sFILE__sdidinit_flags2Xthal_instram_paddr_LOCK_RECURSIVE_T__sf_fake_stderr_errnoXthal_cpregs_size_signal_bufcompare_and_set_nativeesp_apptrace_lock_take_Bigint_maxwdsXthal_have_cacheattr__cleanup_atexit0__intptr_tXthal_cp_mask_XCHAL_CP1_IDENTcur_sizeXthal_dtlb_waysesp_clk_cpu_freq__uint32_t_emergency_lock_tXthal_instram_vaddrlong long intesp_ptr_external_ram_
Initial Commit
2020-05-09 19:11:30 +03:00
ABI=0
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
H H (556"S(  5"B"^^6<00><00>&<00>"<00>"<00>"
("""88("`(TTTJ"<00>"<00><00>"<00>"<00><00>"<00>(---5"b "op"<00><00>"<00>(   "/(,,-"<"@((<00><> 
    !#%')*+,..S
EVg
 ~<00><00><00>`<00><00><00><00><00>/@app_trace_util.c__func__$4099__func__$4112esp_apptrace_tmo_checkesp_clk_cpu_freqxthal_get_ccountesp_apptrace_lock_take__assert_funccompare_and_set_extram_xtos_set_intlevelesp_apptrace_lock_giveesp_apptrace_rb_produceesp_apptrace_rb_consumeesp_apptrace_rb_read_size_getesp_apptrace_rb_write_size_get"# $(,%0&4'8!<%@%D%  %%'2@ "J #)6GL6 <?[h<00><00><00> <00><00><00>$<00><00><00>(<00><00>("," %D^S0S &m<00>sB<00>4<00> '<00>8<00> !<00> <00><00><00><00><00><<00> %<00><00><00>@<00> %<00><00><00>D<00> %- 5
P>DG 
" %(
8;
PJJ %VV 'Q <00><00> <00><00> <00>  <00>* 0- <00>5 <00>D T[ <00>| <00><00> <00><00> <00>* pl <00> <00> -' <00>9 <00>H pU b-  )< -<!(,,049@DDH
Initial Commit
2020-05-09 19:11:30 +03:00
L
Q
X\\` d i pttx | <00> <00><00><00><00><00><00><00><00><00><00><00><00> !2EQ]bp|<00><00><00><00><00><00><00><00><00><00><00> 2?MYiv<00><00><00><00><00><00><00> #0=JWdq<00><00><00><00><00><00><00><00>9FSg<00><00><00><00><00><00><00> %3AO]y<00><00><00><00><00><00><00><00><00>!/Du<00><00><00><00><00><00><00><00>+ER_ly8ESao<00><00><00><00><00><00><00><00> .<JXft<00><00><00><00><00><00><00>2 ? L Y f r ~ <00> <00> <00> <00> <00> <00> <00> <00> 

,
8
Y
e
q
}
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
   * 7 D Q ^ k x <00> <00> <00> <00> <00> <00> <00> <00> <00> <00>   ! . ; H U b o | <00> <00> <00> <00> <00>  + 8 E R _ l y <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> 2?LYfs<00><00><00><00><00><00><00><00><00><00>)6CP]jw<00><00><00><00><00><00><00><00><00><00> -:Gp<00><00><00><00><00><00><00><00><00>!.;HUbv<00><00><00><00><00><00><00>%1FS`m{<00><00><00><00><00><00><00>*8Zh}<00><00><00><00><00><00><00><00><00> "&;?DOSYd h }<00><00><00><00><00><00><00><00> <00> <00><00><00><00><00><00><00>

*.3>BK
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
P`dm
r
v
<00><00><00>
<00>
<00><00><00><00><00>
<00>
<00><00><00>
<00>
P<00><00><00>
<00>  
(7@ I
Ydhs~<00><00><00><00><00><00><00><00><00><00><00><00><00><00><00> <00><00>   ,1AENR[`lpy}<00><00><00><00><00><00><00><00><00><00><00>(<00><00><00><00><00>^<00> '+p8<EIvRVae<00>rv|<00><00><00><00><00><00><00><00><00> #)6ENWl<00><00><00><00><00>%3@LXdnx<00><00><00><00><00><00><00><00>(:GVdq}<00><00><00><00><00><00><00><00><00><00>@$(-1@?C@PZ^fjrv~<00><00><00> !%,0LPX\cgpt|<00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00>   " = A H L V Z a e o s z ~ <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00>     " & - 1 K O V Z a e m q <00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
Initial Commit
2020-05-09 19:11:30 +03:00
<00>
<00>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<00>
<00>
<00>
<00>
<00>
<00>


Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00

Initial Commit
2020-05-09 19:11:30 +03:00
'
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
+
C
G
N
R
Y
]
Initial Commit
2020-05-09 19:11:30 +03:00
r
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
v
Initial Commit
2020-05-09 19:11:30 +03:00
}
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00><00><00><00> &*=AHL`dlp<00><00><00><00><00><00><00><00><00><00><00><00><00><00>&*15HLSWim<00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00>
!7;LPaew{<00><00><00><00><00><00><00><00><00><00><00><00> 
Initial Commit
2020-05-09 19:11:30 +03:00
$
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
( , 0 4 8<@D (,048<@DP
T
X
\
hlptx
|
<00> <00> <00> <00> <00><00><00><00><00><00> 
<00>
   }"*2 ; DMV_fn!v$)<00>,<00>,<00>/<00>6<00>6<00>=<00>@<00>@<00>B<00>G<00>G<00>J<00>J<00>L<00>N  $ / 7 ? E K R[cjv<00><00><00><00><00><00><00><00><00><00>(<00>(<00>(<00>+<00>-<00>-<00>-<00>-<00>03 39<"B+B4B;DGDSD\DdGo^w^~^<00>h<00>h<00>h<00>m<00>p<00>p<00>p<00>s<00>s<00>v<00>v<00>v<00>~<00>~<00>~<00>~ ~ ~ <00> <00>! <00>, <00>2 <00>9 <00>@ <00>F <00>O <00>X <00>^ <00>d <00>j <00>q <00>| <00><00> <00><00> <00><00> <00><00> <00> <00> <00> 
<00> 
<00> 
<00> 
<00> 
<00> 
<00> 

Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00

Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00

Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00

Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00

Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00

Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
&
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
-
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
6
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
C
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
I
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
P
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
Y
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
"b
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
"k
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
(t
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
(}
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
*<00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
*<00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
8<00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
;<00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
D<00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
J<00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
P<00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
P<00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
P<00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
V<00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
V<00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
V<00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
V<00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
\<00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
\<00>
 <00>
         &  /  7  ?  H  Q  Y  a  #i  %r  *{  0<00>  0<00>  5<00>  8<00>  8<00>  =<00>  ?<00>  D<00>  G<00>  G<00>  I<00>  T<00>  T<00>  Y<00>  [<00>  ^  ^  `  e  j$  j*  o3  o;  oC  wL  |U  ^  g  <00>o  <00>w  <00><00>  <00><00>  <00><00>  <00><00>  <00><00>  <00><00>  <00><00>  <00><00>  <00><00>  <00><00>  <00><00>  <00><00>  <00><00>  <00><00>  <00><00>  <00><00>  <00>  <00>  <00>  <00>  <00>+  4  =  E  M  U  ^  g  o  w  <00>  <00>  <00>  <00>  <00>  "<00>  '<00>  *<00>  -<00>  -<00>  2<00>  4<00>  9<00>  <<00>  <<00>  A<00>  C H  K K P& U/ X7 X@ ]I bR b[ pa pg wo <00>s <00><00><00><00><00><00><00><00> <00><00><00><00><00><00> <00> <00>%* --'06?GOX aiqz<00><00><00><00>!<00>&<00>)<00>-<00>-<00>2<00>4<00>9<00><<00>< $0<HT`lx<00><00><00><00><00><00><00><00><00><00>
<00>



Initial Commit
2020-05-09 19:11:30 +03:00
,
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
8 D P \ h t <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00>    ( 4@LXdp|<00><00><00><00><00><00>.symtab.strtab.shstrtab.rela.literal.esp_apptrace_tmo_check.rela.literal.esp_apptrace_lock_take.rela.literal.esp_apptrace_lock_give.text.data.bss.rela.text.esp_apptrace_tmo_check.rodata.esp_apptrace_lock_take.str1.4.rela.text.esp_apptrace_lock_take.rodata.esp_apptrace_lock_give.str1.4.rela.text.esp_apptrace_lock_give.rela.text.esp_apptrace_rb_produce.rela.text.esp_apptrace_rb_consume.rela.text.esp_apptrace_rb_read_size_get.rela.text.esp_apptrace_rb_write_size_get.rodata.__func__$4112.rodata.__func__$4099.rela.debug_frame.rela.debug_info.debug_abbrev.rela.debug_loc.rela.debug_aranges.rela.debug_ranges.rela.debug_line.debug_str.comment.xtensa.info.rela.xt.lit.rela.xt.prop 4 @<00>Z0 E@H@@<00>Z<00>0 j<00> e@<00>[T0 <00><00><00><00><00><00><00><00>S<00>@<00>[l0
 <00>2<00><00><00><00>
<00>@T\<00>0  2<00>,0 `+@L^<00>0 Rl<00>M@_<00>0 uL<00>p@<00>_`0 <00><00>/<00>@`0 <00>@<00>@,`$0 <00>D<00>Xl<00>@P`<00>0 )$<00>$@b<00>0 5<00>"<00>H_&<00>C@<00>{<00> 0! X[-PS@|<7C><00>0# l<00>-<00>g@0<><00>0% S.<00>z@ȇ<00>0' <00>0I>C<00>0<00>S&<00><00>S8<00><00>S<00>@t<>$0, <00>T<00><00>@<00><><00>0. <00>V<00>1! <00>Y:h<><00>/22 1602427120 501 20 100644 15496 `
ELF^:4(` <0C>2intg<01>:)O:<07>F<06><08>Y <04>O:. <07><02><04> J <11>5 =,<0E>r<0E> e:<04><03>z<04> <0C><08> <04><13> Y
Initial Commit
2020-05-09 19:11:30 +03:00
: <04> , <04> <0C><04><05><
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<04>^<04><1B> <07> SS<04> F\/<08> 1<13>_k2  2  x 2 <0C>2_x3 <0B>k _<00>
:u $7^ <0C>9  ):  <0C>;  <  E =  <0C> >  d?  <0C>@  <0C>
A  <11>J<08> <0C>K
<EFBFBD> =L <09><00>N
Initial Commit
2020-05-09 19:11:30 +03:00
_<12>Q
_ D<00>
:<0F> <00>U<08> V<12> <0C>W 4X <09> <0C>Y <00><04>  
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
:^)u@ c v@ wY<0F> <05><08>_p<05>@_r<05>_w<05> <0C><05> e <0C> <05> e_bf<05> <0C><05> <0C> <05>F<14><00>t<15>x } c<15>}c3}c <15><05> M<15><05><15><05><15><05><16> _mp<05><12>$2
Initial Commit
2020-05-09 19:11:30 +03:00
<05>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD>( <05>, <05>0<15><05> M4<05><13>8<15> <05><10><<15><05> M@'<05> <0B>D<15> <05><13>H<15> <05><12>Ly<05>$<00>v<05> c<00>N<05> <00>C<05> M<00><04><0F>h<05>f_p<05>@_r<05>_w<05> <0C><05> e <0C> <05> e_bf<05> <0C><05> <0C> <05> T<05>
D <0C><05><1D>$ <0C><05><1D>( <05> <0A>, <0C><05> <09>0_ub<05>4_up<05>@<_ur<05>@ ;<05><11>D D<05>G_lb<05>H l <05>P <0C><05>
<EFBFBD>T <0C> <05> 8X <0C> <05>,\ <0C><05> d<00>DMf<00>D<18>Z<03><04><17><00>D<18><04><00>D<04> Y
Initial Commit
2020-05-09 19:11:30 +03:00
: Y
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
:[#G #]%]&<15>' c$<14>?<08><15>@<12><15> A<12>BF <15>E$ F<00>
Initial Commit
2020-05-09 19:11:30 +03:00
:`
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
X<15>[<13><15>\<15>]<13> ^ <04><14> Pb<08><15>e M<15>f,<15>g, <15>h, i<08><15>j$<15>k,(1l,0m,8<15> n,@<15>o,H S<00>
Initial Commit
2020-05-09 19:11:30 +03:00
:<19><04><04><1A><04>i<04><1A> <04> A<05>"<22>9<05>"<22><1B><05>"<22><1B> 
<04>0lw M<14><1C>gM<1C> <08>A D<00>
:$<08>u <1C><08>u n<08>u <1C>
<08>u <1C><08>AQ <08>A A<00>
:<03> <1C><08><1B> <1C><08><1B>  <08>A<1C><08>A <09>"
:
<08>"
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
Q<08>Az <08>`\<08>`%<08>A<08>A<1C> <08>`<1C><08>`<08>`'<08>MO <08>M<1C> <08>A<1B>A<1B> `,[$<1B>
<08>A<1B> <08>A<1B><08><1C><1B><08><1C>f<08>`<1B><08>`<1B> <08>` <08>`> <08>`_<08>`<1B><08>`<1B><08>`. <08>`F<08>`<08>`U<08>`0<08>`
Initial Commit
2020-05-09 19:11:30 +03:00
<08>`~<08>`g
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<08>Mi <08>A<08>A)<08>A<1B><08>A<1B><08>A<08><1C><1B><08><1C><1B><08>`i<08>` <08>` At
Initial Commit
2020-05-09 19:11:30 +03:00
:d <1B><08>t ( <08>t `<00>
:<03> @<08><1C> <08><1C> A<00>
:
<03> <1B> <08><1B> $<00>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
:<03> I<08><12> <1B>
<08>$<1B><08>$T<08>`<1B><08>`i<08>`<08>`<1B><08>`<08>`r<08>`O<08>`g:<1B>:W:4(`u)`<1B>*`c+`<1B>,` A<00> <03> b0<1C> +1<1C> <1B>2<1C> {3<1C> <1B>4<1C> <1B> 5<1C>  6<1C> X 7<1C> e 8<1C> <1B> 9<1C> c :<1C> ;<1C> <1B><<1C> ,=<1C> <1B>><1C> ?F`<1B> G` IA<1B>JA9L`<1B> M`<1B><08>`<1B><08>`<1B><08>`G
Initial Commit
2020-05-09 19:11:30 +03:00
<08>`< <08>`<1B><08>`<1B> <08>`h<08>`<1B><08>`
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<08>`<1B><08>`<<08>`<08>AM<08>A<08>`s<08>`<1B> <08>`~<08>`<1B><08>` <08>`<14>}>as E at<08> E <06><08>> K[P<1B> <08>[N <09>`n A~ `<1B> Av `<1B> A<1B> `<1B>
Initial Commit
2020-05-09 19:11:30 +03:00
A<1B>
`<1B> A<1B> `J A
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
`<1B> A<1B> `<1B> A <09>M
Initial Commit
2020-05-09 19:11:30 +03:00
:'=<1C>
<EFBFBD>M  < <09> <0C> =<11> ^ ><0E> y ?
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD> @
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD> E <00>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
: <04> A^<03> <09><00><03><1C> D%<25>\ E5  I * <0C>
KQ <0C> L ) n M ) N NQ <04> O<03>* 6F;<1C> Q"F@ R5% $ > &I: ; 9 I$ > : ;9 I : ; 9  : ; 9 I I
!I/  : ; 9  : ; 9 I8   I : ; 9  : ; 9 I8  : ; 9  : ; 9 I8' : ;9  : ;9 I8  : ;9 I8 'II<'4: ;9 I?<4: ; 9 I?<!<00><00><01> /Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/lib/gcc/xtensa-esp32-elf/8.2.0/include/Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/xtensa-esp32-elf/sys-include/machine/Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/xtensa-esp32-elf/sys-include/sys/Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/xtensa-esp32-elf/sys-include/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/xtensa/include/xtensa/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/xtensa/esp32/include/xtensa/config/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/esp_rom/include/esp32/rom/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/soc/include/socstddef.h_default_types.hlock.h_types.hreent.h_stdint.hstdlib.hhal.hcore.hets_sys.hsoc_memory_layout.hXthal_hw_release_nameXthal_hw_configid0Xthal_hw_configid1Xthal_mmu_ca_bits_miscXthal_have_ccountXthal_memory_orderaliased_iram_lock_tXthal_cp_mask_XCHAL_CP2_IDENT_on_exit_args_writeXthal_num_xlmi_wctomb_stateXthal_instrom_sizeXthal_dtlb_ways_r48Xthal_dcache_linewidthXthal_cp_namesXthal_debug_configured_signal_bufunsigned intXthal_cp_maxXthal_num_interruptsXthal_dtlb_way_bits_lbfsize_flagsXthal_mmu_ringsXthal_release_internalXthal_cp_id_XCHAL_CP7_IDENT_errnoXthal_cpregs_sizeXthal_have_spanning_wayXthal_inttypeXthal_cpregs_save_fn__sf_fake_stdout_LOCK_RECURSIVE_Tsoc_memory_type_countXthal_have_highlevel_interruptsXthal_num_intlevels_read_mbrlen_statesizeXthal_have_mimic_cacheattrxthal_MPU_entry_stdoutXthal_cpregs_align__intptr_t_fpos_tXthal_mmu_max_pte_page_size_fnsXthal_icache_line_lockable_cookie_Bigint__tm_wdayXthal_cpregs_save_nw_fn_resultuint32_tXthal_cp_mask_XCHAL_CP4_IDENT__tm_hourXthal_intlevel_maskXthal_have_tlbsXthal_icache_linewidthXthal_hw_release_major__countXthal_num_aregs__tm_min/Users/ficeto/Desktop/ESP32/ESP32S2/esp32-arduino-lib-builder/build__sfXthal_instram_vaddr_rand48_result_klong long unsigned int_asctime_bufXthal_num_ccompare__sFILE_wdsXthal_mmu_sr_bits/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/app_trace/host_file_io.ciram_address__FILEXthal_instrom_vaddrXthal_cp_id_XCHAL_CP2_IDENT_offsetXthal_xlmi_sizenameXthal_cp_mask_XCHAL_CP6_IDENTXthal_have_sextXthal_have_minmaxXthal_num_datarom_emergencyXthal_have_booleansXthal_dtlb_arf_waysXthal_num_instromXthal_have_mac16Xthal_tram_syncsize_tXthal_cp_mask_FPUXthal_instram_paddr__tm_secXthal_dcache_sizesuboptarg__tm_yday_inc_indsoc_memory_type_desc_tXthal_cp_id_XCHAL_CP5_IDENT_next_mbsrtowcs_stateXthal_itlb_way_bitsXthal_instrom_paddrXthal_icache_setwidthXthal_have_fpXthal_num_dataramXthal_num_instram__valueXthal_have_windowed_p5sXthal_xea_versionXthal_have_identity_map_wcsrtombs_state_mblen_stateXthal_hw_release_minorchar__tm_mdayXthal_have_mul16_sig_func_mbrtowc_stateXthal_intlevelXthal_have_nmi_flock_tXthal_tram_pending__wch_iobsXthal_release_name_on_exit_args_ptrXthal_extra_size_closesoc_memory_region_t__sdidinit__sFILE_fakeXthal_cpregs_restore_fnXthal_excm_level_stdin_gamma_signgamlong long intXthal_have_cacheattrXthal_extra_align_baseXthal_build_unique_id_freelist_mult__ULongXthal_instram_size_wcrtomb_stateXthal_icache_sizeXthal_rev_no_fileexc_cause_tableXthal_dataram_vaddrXthal_cp_id_XCHAL_CP6_IDENTXthal_mmu_ring_bits__cleanup_mbstate_tXthal_have_xlt_cacheattr_mprecXthal_num_writebuffer_entriesXthal_num_ibreakXthal_cpregs_restore_nw_fn__tm_isdststartXthal_release_majorXthal_cp_id_XCHAL_CP4_IDENTXthal_cp_mask_XCHAL_
Initial Commit
2020-05-09 19:11:30 +03:00
ABI=0
<00><> 
  host_file_io.c    * = I U \ h m { <00> <00> <00> <00> <00> <00> <00> <00> <00> <00>   - 9 I V ` l y <00> <00> <00> <00> <00> <00>    * 7 D Q _ m z <00> <00> <00> <00> <00> <00> <00>  & 3 G x <00> <00> <00> <00> <00> <00> <00> <00>   ! / = Y g u <00> <00> <00> <00> <00> <00> <00> <00> <00>   $ U b | <00> <00> <00> <00> <00> <00> <00>  % 2 ? L Y  % 3 A O j x <00> <00> <00> <00> <00> <00> <00> <00>   * 8 F T b p ~ <00> <00> <00> <00>     ,  9  F  R  ^  j  <00>  <00>  <00>  <00>  <00>  <00>  <00>  <00>  <00>  
 (
 4
 @
 L
 X
 d
 p
 |
 <00>
 <00>
 <00>
 <00>
 <00>
 <00>
 <00>
 <00>
 <00>
 <00>
      -  :  G  T  a  n  {  <00>  <00>  <00>  <00>  <00>  <00>  <00>  <00>  <00>  <00> 
   $  1  >  K  X  z  <00>  <00>  <00>  <00>  <00>      !  .  ;  H  U  b  o  |  <00>  <00>  <00>  <00>  <00>  <00>  <00>  <00>     ( 5 B O \ i v <00> <00> <00> <00> <00> <00> <00> <00> <00> <00>    , 9 F S ` m z <00> <00> <00> <00> <00> <00> <00> <00> <00> <00>   ? a n { <00> <00> <00> <00> <00> <00> <00> <00> <00> <00>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
  $ 1 S h u <00> <00> <00> <00> <00> <00> <00>    + L X .symtab.strtab.shstrtab.text.data.bss.rela.debug_info.debug_abbrev.rela.debug_aranges.debug_line.debug_str.comment.xtensa.info4!4'414d,@<00>+<00>  =<00>xPK@p9  _(<00>k0hv0k*&<00>*8<00>*<00>  <00>+|9<00>gcov_rtio.c.obj/1602427120 501 20 100644 40128 `
ELF^@<40>4(b?  Rk <01>)int)g<01>F5<07>F<07>'R<06><08>e<05>"<02>OF<05><07><02>)<02> )e <11>H',<0E><02>r<0E>d eF<04><08><04> <0C><04> e
F <04> 8 <0C><04>) <0C><04><05><02><04><02><04><1B> ;:<04><0F>k{
k1&Rw/<08> <0C> 1<13>_k2) <0C>2 ) <0C>2) <0C>2)_x3 <0B><04> w<00>
FU$7v q9 ) <0C>): ) <0C>'; ) H< ) c= ) <0C>#> ) <0C>? ) w@ ) ()A ) YJ<08> )K
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD> $L <09><00><12>#N
w<12>%Q
w P<00>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
F<0F><00>U  <0C> V  %W) <0C>
X  $Y *<00><04> ##
F)vk%uX vX Pw)e<0F> <05><08>_p<05>X_r<05>)_w<05>) Q<05> q 7<05> q_bf<05>0 %<05>) <0C> <05>5^<14> <00>t5<15>x)<15> } {<15>}{<15>}{ %)<15><05> e<15><05>)G <05>))&<05><16> _mp<05><12>$<15><05>
<EFBFBD>(<05>),<15><05>)0H<05> e4H <05> 8<15><05> <<15><05> e@<15><05>  D<15><05> H<15><05><12>L<15><05><<00><15><05> {<00>#&<05># <00><15><05> e<00><04><0F>h<05>~_p<05>X_r<05>)_w<05>) Q<05> q 7<05> q_bf<05>0 %<05>) <0C> <05>5 o<05>
P <05><1D>$ <0C><05><1D>( <0C><05> <0A>, <0C>
<05> 0_ub<05>04_up<05>X<_ur<05>)@ <0C><05>D k<05>G_lb<05>0H <0C><05>)P @<05>
<EFBFBD>T <05> DX <05>8\ <0C><05> )d)<00>5Pe)~)<00>5P<18>)r<04><04><17><00>5P<18>)<04>) 5P<04> e
Initial Commit
2020-05-09 19:11:30 +03:00
F e/
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
F<06>;<14> #u<15> %u[&)y' {</T?<08><15>@<12>^A<12><15>'BR (E$<24> R<00>
F&X<15>&[<13>8\)6]<13>o^ <04><14>Pb<08>Ge e<15>"f8g8 ch8<15>i<08><15>)j)$k8(gl80c(m88n8@Zo8H k<00>
F<19><04><04><1A>5<04><04><04> )  %<1B><05>"<22><1B><05>"<22>w<05>"<22><1B> 
5\&0x2M<14><1C><07>M P<00>
F& <07><0E> <1C><07><0E> <1C><07><0E> e"<07><0E> 9&<07>M<1C>)<07>M M<00>
F<04> <1C><07><1B> <1C>(<07><1B> ,<07>M<1C><07>M <09>.
Initial Commit
2020-05-09 19:11:30 +03:00
F
|<07>.
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
`<07>M%<07>l7
<07>l<1C>!<07>M<1C><07>M!(<07>l<1C>(<07>lT%<07>l<1C><07>Y!!<07>Y<1C><07>M<1B>Ml<1B>[0U<07>MV
<07>M<1B>&<07><1C>2<07><1C>T<07>lS)<07>lZ<07>l<07>l<1B><07>lv<07>l<07>lz<07>ld<07>l2*<07>l'<07>l<07>l[<07>l<1B><07>l<1B>"<07>l<1B>
<07>Y$<07>MV<07>Mi<07>M<1B><07>M<1B> <07>M<1B><07><1C><1B>"<07><1C> "<07>l<1B>)<07>lf<07>l M<00>
Fp d!<07><1B> <1B><07><1B> l<00>
Initial Commit
2020-05-09 19:11:30 +03:00
F<04> M<07><1C> {%<07><1C> M<00>
F
<04> <1B>!<07><1B> 0
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
F<04> M#<07> <1B><07>0<1B>
<07>0<07>lG<07>l<1B><07>l<1B><07>l<1B><07>l<1B><07>lo<07>l<07>l<1B>FF<1B>Fj(l<1B>)l<1B> *l<1B>#+l<1B>,l M<04> <1B>0<1B>)1<1B>2<1B>3<1B>4<1B>%5<1B>6<1B> 7<1B> 8<1B>9v:<1B>;<1B>%<<1B>)=<1B>><1B>'FlB Gl "IM<1B>JM<1B>Ll<1B>Ml\<07>l (<07>l<1B><07>l'<07>l<1B><07>l<1B> <07>lO'<07>l<1B> <07>l1 <07>li<07>lS"<07>lJ&<07>lc'<07>M<1B><07>M@%<07>l<1B><07>ln<07>l<1B><07>la<07>ll<07>l}Jas ] at<07> ] <07>!J Wg\G <07>g<08>l<1B>(M7!lM1$lQMe& l<1B> Myl/MlEM)l)M<1B>l<1B> MO<1C># ge <09>l
Initial Commit
2020-05-09 19:11:30 +03:00
F'\<1C>&
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD>l
(<1B><1F> <00> ) P <20>
P <20> ) .}b$#Y<02>(<12>a 4 <0C>)5
<EFBFBD> <0C>6<0E><02>{R<02> B/ < \ "=<11> >\ @?
l A @
Initial Commit
2020-05-09 19:11:30 +03:00
l ] l
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
F'
As <00><04><1C>)D%<25>tEA I <09> <0C>#Ki <0C>L 5 JM 5 <0C>Ni <02>(O<03><04> <09><04><1C>Q"<1C>RA  <0A>!<21>#] 
!<21>&] !&] !; ] !<21> ] !m ] !<21>"!] !b"]  <09>"##val$] $G { % <0B> [&]  s ']  <0C> (] <0C>)]   *]  <0C> +]  I,]  <0C>-] 0 !<21>#1] !<21>&2] !<21>3] !<21>4]  !&5] 
!; 6]  !2
7] !-
8] !N"9] !2":] $en;] /"G#val=] @ E!<21>#A] !( B] ?`"#valD] M <09>!<21>#N]  !0O] !<21>P] $rdyQ] $maxR] !<21>#S] L<05>"`#valU] X !<21>#Y] !D
Z] W*"<22>#val\] _ <09>!<21>#`] !a] !<21>b] !<21>c] !<21>&d] !&e] !; f] !<21> g] !mh] !<21>"i] $enj] ^<05>"*#vall] o (!<21>#p] !<21>q] nC"<22>#vals] ~ <09>$t0] $t1<11>] $wdt<11>] !<21><11>] !'$<11>] }<05>"C#val<11>] <11> $t0<11>] $t1<11>] $wdt<11>] !<21><11>] !'$<11>] <11>)"<22>#val<11>] <11> <09>$t0<11>] $t1<11>] $wdt<11>] !<21><11>] !'$<11>] <11><05>")#val<11>] <11> <09>$t0<11>] $t1<11>] $wdt<11>] !<21><11>] !'$<11>] <11>"<22>#val<11>] <11> 9!<21><11>] !<21><11>] <11>T"#val<11>] <11> }!<21>#<11>] $en<11>] <11><05>"T#val<11>] <11> 
 . W>H cEEL oF] P {G] T <0C>H] X <0C>$I] \ J] ` <0C>K] d <0C>V<07>h <0C> ]l m<07>p [(t(t
u] x <0C>)v] | <0C>w] <00> )x] <00> c#y] <00> '*z] <00> <0C>${] <00> |] <00> &<11><07><00> <0C><11><00> <0C> <11><07><00> <11><07><00> <0C><11>] <00> <0C><11>] <00> <0C><11>] <00> '<11>] <00> I<11>] <00> ;<11>] <00> <0C><11>] <00> !<11>] <00> <0C><11>] <00> 7#<11>] <00> |<11>] <00> <0C><11>] <00> <0C><11>] <00> <0C><11>] <00> <0C><11>] <00> <0C><11>] <00> <0C><11>] <00> <0C><11>] <00> "<11>] <00> 9<11>] <00> W<11>9<00>clk<11>}<00>%<25> <09>
F<02> <11>
i<11>| <11>  -!] !] !] !<21>] !<21> ] !2 ] !$ ] !<21>!] !3"] !O#] !<21>$] !<21>%] !<21>&] !<21>&'] !<21>$(] !<21>)] !o)*]  !<21>)+]  ! ,]  !<21>-] 
!<21>.]  !<21>/] !}0] !!1] !<21> 2] !<21> 3] !X 4] !I(5] !<21>6] !<21>7] H"C#val9] = <09>!>] !<21>"?] !
%@] <<05>"H#valB] E <09>!<21>#F] !<21>$G] !<21> H] D<05>"<22>#valJ] N !<21>%O] !P] M7"<22>#valR] U <09>!<21>#V]  !qW]  !<21>X] 
!Y]  !lZ] !2[] !<21>\] ! ]] !W$^] !P_] !`] T "7#valb] e f !<21>f] !g] !(h] !*'i] 
!<21>$j] d<05> " #vall] o <09> !<21>#p] !<21>q]  !<21>r] n<05> "<22> #valt] w !!_x]  !<21>y] !<21>z]  !<21> {] v;!"<22> #val}] <12> <09>!!$<12>]  !<12>] !5 <12>]  !<12>] <05>!";!#val<12>] <12> <09>!!U<12>] !.<12>] !<21>"<12>]  !<21> <12>] <12>""<22>!#val<12>] <12> <09>"!<21>#<12>]  !<21><12>] !<21><12>] !<21>
<12>] !;<12>] !<21><12>] !.<12>] !<21><12>] !l<12>] !*<12>] <12><05>"""#val<12>] <12> $#!<21><12>] !<21>!<12>] !7"<12>] !<21>'<12>] !<12>] <12>?#"<22>"#val<12>] <12> <09>#!+<12>]  !c <12>] 
!<21><12>]  ! <12>]  <12><05>#"?##val<12>] <12> N$!W$<12>] !P<12>] !<21>!<12>] !k <12>] !<21> <12>] !.<12>] !<21>(<12>] !<21><12>] !<21><12>] !M$<12>] <12>i$"<22>##val<12>] <12> %!W$<12>] !P<12>] !<21>!<12>] !k <12>] !<21> <12>] !.<12>] !<21>(<12>] !<21><12>] !<21><12>] !M$<12>] <12>.%"i$#val<12>] <12> <09>%!W$<12>] !P<12>] !<21>!<12>] !k <12>] !<21> <12>] !\!<12>] !<21>(<12>] !<21><12>] !<21><12>] !M$<12>] <12><05>%".%#val<12>] <12> <09>&!W$<12>] !P<12>] !<21>!<12>] !k <12>] !<21> <12>] !\!<12>] !<21>(<12>] !<21><12>] !<21><12>] !M$<12>] <12><05>&"<22>%#val<12>] <12> <09>&!<21>#<12>] !<21><12>] !<21> <12>] <12> '"<22>&#val<12>] <12> G'!<21>#<12>] !y<12>] !x!<12>] <12>c'" '&val] ' <09>'(<28>#] (<28>] (<28>] (] (<28> ] (<28>#
] )<05>'"c'&val ] ' /((<28>#] (] (-] )L("<22>'&val] ' y((<28>#] 
Initial Commit
2020-05-09 19:11:30 +03:00
(B] 
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
)<05>("L(&val] ' <09>)(<28>#] (% ] (!] (#"] (A#] (e$] (<28>%] ( &] (<28>
'] (<28>(] (q)] (:*] (3)+] (<28>%,] (<28>-] (j
.] (<28>/] )<05>)"<22>(&val1] '4 <09>*(<28>#5]  (<28>!6] 
(<28>7]  (<28>$8] (<28>9] ((%:] (<28>;] (E<] (<28>=] )3<05>*"<22>)&val?] 'B 3+(<28>#C] (W D] (<28>%E] (>F] (<28>'G] (PH] (I] (rJ] )AP+"<22>*&valL] 'O ,(<28>#P] ( Q] (<28>#R] ((S] (S!T] 
($U] (<28>V] (<28> W] ( X] (3%Y] (<28>%Z] )N3,"P+&val\] '_ <09>-(<28>&`] (A)a] (<28>&b] (.c] (d] (v e] (o#f] (<28>g] (Eh] (<28>i] (<28>j] (k] (<28>l] ( m] (<28>n] (<28>o] (Fp] (Kq] (<28>r]  (3s]  (Ut]  (xu]  )^<05>-"3,&valw] 'z <09>/(<28>#{] (<28>|] (}] (<28> ~] ( ] (3 <12>] (e<12>] (
<12>] (<28><12>] (<28> <12>] (<28><12>] (A<12>] (<28><12>] (##<12>] (<28>#<12>] (<28><12>] (2<12>]  (<28><12>]  (@<12>]  (x<12>] (<28><12>] (<28><12>] (<28> <12>] (<28>"<12>] (<28><12>] (7'<12>] (<28><12>] (=<12>] )y<05>/"<22>-&val<12>] '<12> <09>1(<28>#<12>] ($<12>] (<28><12>] (<28>!<12>] (<28>!<12>] (6(<12>] (<28> <12>] (<28>!<12>] (w<12>] (X<12>] (<28>(<12>] (<28><12>] (<28><12>]  (n$<12>]  (P<12>]  (<28> <12>] 
(x<12>]  (<28><12>] ( <12>] (M <12>] (<28><12>] (2<12>] (<28> <12>] (<28><12>] (<28><12>] (<28><12>] )<12><05>1"<22>/&val<12>] '<12> <09>2(<28>#<12>] ( <12>] (E<12>] (<28><12>] (<28>&<12>] (<28><12>] (<28><12>] (&<12>] (; <12>]  (2
<12>] 
(-
<12>] (N"<12>] (2"<12>] *en<12>] )<12><05>2"<22>1&val<12>] '<12> <09>2(<28>#<12>] (g<12>] )<12>3"<22>2&val<12>] '<12> T3(<28>#<12>] (<28>#<12>] (<12>] )<12>q3"3&val<12>] '<12> <09>3(<28>#<12>]  ( '<12>] (( <12>] )<12><05>3"q3&val<12>] '<12> 5(<28>&<12>] (r <12>] (<28><12>] (<28><12>] (<28><12>] (<12>] (<28>$<12>] (i <12>] (<28>$<12>] ($<12>] (<28><12>] (<28><12>] ( #<12>] (E<12>] (<28><12>] (<28><12>] (<28>] ( ] (3] )<12>75"<22>3&val] ' u5(K] (<28> ]  (>
]  )<05>5"75&val ] ' <09>5(<28> ] (3] )<05>5"<22>5&val] ' o6(<28>#] (<28>] (@] (<28> ] 
(<28>] (<28>!] *ena] *det] )<05>6"<22>5&val ] ') <09>6(<28>*] (<28>+] )(<05>6"<22>6&val-] <0F>%<00>": <0C>:- <0C> ;]  <0C> C<07> <0C>%K<07> J
L]  P
S 6c<07> <0C>mf  <0C>u<07> <0C>~ !$ <0C><12><07>!( <0C><12><07>!, <0C><12><07>"0 <12>$#4 <0C> <12><07>#8 &<12>N$< <0C><12>%@ J<12><07>%D <12><07>&H ` <12>] L k <12>] P [<12>] T w<12>] X <0C>$<12><07>&\<15>G'`' <07>'d<15>
/(h<15>y(l<15>2<07>)p !@<07>*t<15>M3+xrtc],|)x<07>-<00>B<12><07>/<00>*<12><07>1<00>W<12><07>2<00>c<12>] <00>o<12>] <00>{<12>] <00><15><12>] <00><12><07>2<00><15><12>] <00>O <12>T3<00><12><07>3<00><15><12>] <00><15><12>] <00><15><12>] <00><15><12>] <00> <12>] <00>t(<12>] <00>65<00><15> u5<00><15> <07>5<00>C#!o6<00>Y"] <00>#] <00><15>$] <00>[%] <00><15>&] <00><15>'] <00><15>.<07>6<00>%<25>6<06>%/":M0': <09>L:A:<1C>#$L:)\<00>*K< <0C>,P< <0C>- j< <0C>. <0C>< X / <0A>< <0C> 0 <0A>< q1 # <0C> 2 <0B>< <0C>3 <0B>< 4= 5 A=$ <0C>6 <0C>( <0C>7 <0B><, g)8 <0B><0  9 k=4 : <0B>=8 <0C>; <0A>=< ;< <0B>=@ = <0B>=D S> <0C>=H <0C>? >L @ ,>P <0C>A P>T r%B t>X <0C>(C <0B>>\ <0C>D <0C>>` u E <0C>>d MF <0C>>h <0C>'G <0C>>l =H <0C>>p <0C> I <0C>>t <0C>J <0B>>x <0C> K <0B>>| <0C>L <0C>><00> z(M <0C>><00> <0C>N ?<00>  O A?<00>+5K<Pj<55V<<1A><5Pp<P<00><5P5<04><P<00><555<04><)<00><5<18><04><)<00><5<18><18><04><=5==,tms<04><);=5;=P<04>"=)`=5<18>`=f=<19> G=)<00>=5)`=q=P<00>=5<04>=)<00>=5<04>=)<00>=5))<04>=<1A>=5)<04>=)>5)<04>=),>5<18>))>)P>5)I)2>)t>5)))V>)<00>>5)P)z><1A>><18>><04><04>>)<00>><18>><04>>)<00>>5P<18>><18>>?<04>>)?5<18>><18>5<04><04>>)A?5P<18>>?#?IR#S?i:<1C>
S#S?% : ; 9 I$ > &I$ > : ;9 I : ; 9  : ; 9 I I
!I/  : ; 9  : ; 9 I8   I : ; 9  : ; 9 I8  : ; 9  : ; 9 I8' : ;9  : ;9 I8  : ;9 I8 'II<'4: ;9 I?<4: ; 9 I?<!& : ;  : ; I8 ! : ; 9 I 8 " I# : ; 9 I$ : ; 9 I 8 %5I& : ;9 I' : ;9 ( : ;9 I 8 ) : ;9 * : ;9 I 8 +'I,<<00><00><01> /Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/lib/gcc/xtensa-esp32-elf/8.2.0/include/Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/xtensa-esp32-elf/sys-include/machine/Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/xtensa-esp32-elf/sys-include/sys/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/xtensa/include/xtensa/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/xtensa/esp32/include/xtensa/config/Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/xtensa-esp32-elf/sys-include/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/esp_rom/include/esp32/rom/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/soc/include/soc/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/soc/soc/esp32/include/socstddef.h_default_types.hlock.h_types.hreent.h_stdint.hhal.hcore.hstdlib.hets_sys.hstdarg.h<built-in>stdio.h_timeval.htypes.hsoc_memory_layout.htimer_group_struct.h rtc_cntl_struct.h errno.hlibc_stubs.hXthal_cp_id_FPUXthal_cp_id_XCHAL_CP5_IDENTXthal_all_extra_sizeinter_ram3_force_pdpd_enreserved_45size_tXthal_itlb_arf_ways_rename_rdig_clk8m_enctr_lv__locale_t__valuereloadinter_ram3_force_puinter_ram2_force_noiso__sfXthal_all_extra_alignXthal_have_booleans_readreserved_3dint_enamin_slp_valck8m_dfreqtouch_pad5_hold_forcertc_store2Xthal_excm_levelrtc_store3_writereserved_41Xthal_rev_noreserved_49_asctime_buf_cvtlen_sbrk_rXthal_have_exceptionsana_clk_rtc_selwdt_wprotectXthal_instrom_vaddrsoc_memory_type_desc_tXthal_cp_id_XCHAL_CP6_IDENTappcpu_reset_en__tm_wcsrtombs_state_nbuf__tm_secXthal_have_sext_printf_float_l64a_buftime_tplla_force_pdpdac1_hold_forceclk_confbias_i2c_folw_8mplla_force_puXthal_tram_sync_gettimeofday_r_lockXthal_have_fprtc_wait_timerbbpll_force_pddig_pwctypebbpll_force_pu_multXthal_have_clampsXthal_dataram_paddrXthal_num_ibreakcpu_stall_enbias_sleep_folw_8mclk_selXthal_cpregs_restore_fnslowmem_force_pdXthal_cp_id_XCHAL_CP7_IDENTslp_val_hiXthal_have_ccountXthal_cp_numulp_cp_slp_timer_enslowmem_force_puwdt_config0wdt_config1wdt_config2wdt_config3wdt_config4Xthal_cpregs_save_nw_fnrtc_cali_cfgtouch_pad7_hold_forceext_wakeup1dg_wrap_force_iso__wchXthal_xlmi_size_open_rlactlosw_stall_procpu_c0bbpll_i2c_force_pd_file_lock_acquireslowmem_pd_en_on_exit_argsfeedtouch_slp_timer_en_sys_nerrXthal_dtlb_way_bitsstore4iram_addressstore6Xthal_have_loopsXthal_icache_line_lockablemin_time_ck8m_offXthal_num_instram_mbrlen_statelong intreset_statewakeup_cause_result_ksdio_act_dnum_sizeXthal_hw_configid0Xthal_hw_configid1Xthal_cp_nameslslp_mem_force_pdsys_reset_length_unlink_r_localtime_bufXthal_dataram_vaddr_lock_try_acquirebbpll_i2c_force_pudg_wrap_powerup_timerlslp_mem_force_puck8m_waitinter_ram4_force_noisoload_high_exit_rcnt_low__tm_monXthal_dtlb_arf_waysoptions0date_misc_reentxtl_force_pdXthal_dcache_sizerst_enaext_wakeup_confxtl_force_pusigned char__sf_fake_stdinbias_core_force_pdpause_in_slplight_slp_reject_enslowmem_force_isoaliased_iramXthal_intlevelsyscall_stub_tableXthal_have_highlevel_interruptscpst_enbias_core_force_puXthal_xea_versionunsigned charxtal_force_nogatingXthal_itlb_waysint_rawsoc_memory_regions_kill_r_scanf_floatinter_ram3_force_isointer_ram0_force_pd_unspe
Initial Commit
2020-05-09 19:11:30 +03:00
ABI=0
<00><> 
  gcov_rtio.c     6 I U a h t y <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00>  + 9 E U Z n x <00> <00> <00> <00> <00> <00>    ( 5 B O \ i w <00> <00> <00> <00> <00> <00> <00> <00>  1 > K _ <00> <00> <00> <00> <00> <00> <00>    + 9 G U q  <00> <00> <00> <00> <00> <00> <00> <00> <00>   ' < m z <00> <00> <00> <00> <00> <00> <00>  # = J W d q 0 = K Y g <00> <00> <00> <00> <00> <00> <00> <00>   & 4 B P ^ l z <00> <00> <00> <00> <00> <00> *  7  D  Q  ^  j  v  <00>  <00>  <00>  <00>  <00>  <00>  <00>  <00>  
 
 4
 @
 L
 X
 d
 p
 |
 <00>
 <00>
 <00>
 <00>
 <00>
 <00>
 <00>
 <00>
 <00>
 <00>
       ,  9  F  S  `  m  z  <00>  <00>  <00>  <00>  <00>  <00>  <00>  <00>  <00>  <00>     #  0  =  J  W  d  <00>  <00>  <00>  <00>  <00>       -  :  G  T  a  n  {  <00>  <00>  <00>  <00>  <00>  <00>  <00>  <00>  <00>    ' 4 A N [ h u <00> <00> <00> <00> <00> <00> <00> <00> <00> <00>    + 8 E R _ l y <00> <00> <00> <00> <00> <00> <00> <00> <00> <00>   " K m z <00> <00> <00> <00> <00> <00> <00> <00> <00> <00>   # 0 = Q r ~ <00> <00> <00> <00> <00> <00> <00> <00> <00> <00>   ( 5 B O o t <00> <00> <00> <00> <00> <00> <00>   - = M ] m } <00> <00> <00> <00> <00> <00>    - : Q a q <00> <00> <00> <00> <00> <00> <00> % 5 j z <00> <00> <00> <00> 4 D T d t <00> <00> <00> <00> <00>   { <00> <00> <00> a q <00> <00>  ) ^ <00> <00> <00> <00> <00> <00> <00> <00>    ) 6 C P ] j w <00> <00> <00> <00> <00> <00> <00> <00> <00> <00>    - : G T a n { <00> <00> <00> <00> <00> <00> <00> <00> <00>  , 8 M ] m } <00> <00> <00> <00> <00> <00> <00> <00>   - = M ] m } <00> <00> <00> <00> <00> <00> <00> <00>   R b r <00> <00> <00> <00>  A Q a q <00> <00> <00> <00> <00> <00> <00>   &  6  F  V  <00>  <00>  <00>  <00>  <00>  ! ! E! U! e! u! <00>! <00>! <00>! <00>! " " /" ?" O" _" o" " <00>" <00>" <00>" <00>" <00>" # # I# Y# i# y# <00># <00># <00>#
- - ,- =- N- _- p- <00>- <00>- <00>- <00>- <00>- <00>- . . 1. B. S. d. u. <00>. <00>. <00>. <00>. <00>. <00>. <00>. <00>. / / 0/ A/ R/ c/ t/ <00>/ <00>/ <00>/ <00>/ <00>/ 0 0 $0 50 F0 W0 h0 y0 <00>0 <00>0 <00>0 <00>0 <00>0 <00>0 <00>0 1 1 #1 41 E1 V1 g1 x1 <00>1 <00>1 <00>1 <00>1 <00>1 2 2 (2 92 J2 [2 l2 }2 <00>2 <00>2 <00>2 !3 23 C3 |3 <00>3 <00>3 <00>3 <00>3 <00>3
4 4 ,4 =4 N4 _4 p4 <00>4 <00>4 <00>4 <00>4 <00>4 <00>4 <00>4 <00>4 5 B5 S5 d5 <00>5 <00>5 <00>5 <00>5 6 6 +6 <6 <00>6 <00>6 <00>6 <00>6 <00>6 <00>6 7 7 %7 27 ?7 L7 Y7 f7 s7 <00>7 <00>7 <00>7 <00>7 <00>7 <00>7 <00>7 <00>7 <00>7 <00>7 8 8 8 *8 88 F8 T8 b8 p8 <00>8 <00>8 <00>8 <00>8 <00>8 <00>8 <00>8 <00>8 <00>8
9 9 &9 49 B9 P9 ^9 l9 z9 <00>9 <00>9 <00>9 <00>9 <00>9 <00>9 <00>9 <00>9 <00>9 : : (: 5: R: ^: j: w: <00>: <00>: <00>: <00>: <00>: <00>: <00>: <00>: <00>: <00>: ; ; ; -; :; G; T; a; n; {; <00>; <00>; <00>; <00>; <00>; <00>; <00>; <00>; <00>; <00>;
< < $< 1< >< g= H? Z? .symtab.strtab.shstrtab.text.data.bss.rela.debug_info.debug_abbrev.rela.debug_aranges.debug_line.debug_str.comment.xtensa.info4!4'414f?,@0rx'  =<00>?SP<00>AK@<00><>  _B<00>k0<00>FC*v0q&'q8`q<00>   r <00><><00>
Reference in New Issue Copy Permalink