espressif/arduino-esp32
1
0
Fork 1
mirror of https://github.com/0xFEEDC0DE64/arduino-esp32.git synced 2025-12-20 05:42:45 +01:00
Code Issues Packages Projects Releases Wiki Activity
Files
f8b72db3c646e9038c2cb790de4a4e2d8bb7cb7d
arduino-esp32/tools/sdk/esp32/lib/libcxx.a

574 lines
60 KiB
Plaintext
Raw Normal View History

Initial Commit
2020-05-09 19:11:30 +03:00
!<arch>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
/ 1602427177 0 0 0 96 `
Initial Commit
2020-05-09 19:11:30 +03:00
<<3C><<3C><<3C><<3C>__cxa_guard_acquire__cxa_guard_release__cxa_guard_abort__cxa_guard_dummy// 50 `
cxx_exception_stubs.cpp.obj/
cxx_guards.cpp.obj/
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
/0 1602427120 501 20 100644 15192 `
ELF^<00>84(^ <04>Dstd &SAA( <0B><01> <0B><01> p<01> <0B><01> <0B><01> <0B><01> <0B><01> <0B><01> <01> *<01> E<01> `<01> <0B><01> <0B><01> <0B><01> <0B><01> <0B><01> <01> 2<01> R<01> h<01> <0B><01>+<01>}<01><16><01><16><01><01><16><01><16><01>@b \c he yf <0B>g <0B>h <0B>i <0B>j <0B>k <0B>l m @q [r <0B>t <0B>u <0B>v <0B>x <0B>y | ~ /<02> A<02> W<02> r<02> <0B><02> <0B><02> <0B><02> <0B><02> <0B>'V
Initial Commit
2020-05-09 19:11:30 +03:00
/'Yg(<08>

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
R]/ 4 ' <0C> O  Q <0A><0E> S~<00><0F>f U <0C> <00><00>E
V j<00><00><11>X V <00><00><00> <12> `<07>
<01><00><12> b<07> <12> e+6E<12> i KV<13>v<07> oz<13>z<07><01><00><12><04> <01><00><08>l<04>}<01><00><14> <04>*!<01><00> <15><04>x-  PI/9P[E<08>EP<17><06><1D><18> Q<06> 9 <0C>{;-(<17>
<-!<11>>t<00><00>3_Tp!__v! [3 9 {;-(<17>
<-!s>[<00><00><00>9_Tp!__v! <09><1C><05> <1C><05>  <0B>SAA3<01> +<01> <0B><01> <0B><01> <0B><01> <0B><01> <01> @div<01><03>+<0F><0F><17><07><17><07> int<05>!P
 
Initial Commit
2020-05-09 19:11:30 +03:00
t <07>u <0A><17> <11>~<17> ,= r"<22> e<17># <09>fw$ <09>\% <09> %C <09>w  <09><07> Y <09>:&<26><00>'<27><17> <09>-<17> <09><1B>(<07> )<04><08> <09><17>
<19>a
/  1
1 *_k
2<07> p
2 <0B> <0A>
2<14> 8
2<1B>*_x
3&)<04>&<26>6'<27><06> $
7<08> <0A>
9 <09> ;
: <09> <0A>
; <09> <0A>
< <09> 
= <09> -
> <09> i
? <09> <0A>
@ <09> <0A>
A <09> +<2B>
J<08> <0A>
K<1E> <0A>
L!<21><00>,<2C>
N
<EFBFBD>,H
Q
<EFBFBD>&<26>'<27>J<00>
UP 1
VP <0A>
W<06> E
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
X!V <0A>
Y m<00>)&ff'<27>)l-)<04><06>

Initial Commit
2020-05-09 19:11:30 +03:00
u<08> <0A>
v<11> <0A>
w<06>)<04>M
<EFBFBD> *_p
<EFBFBD><12>*_r
<EFBFBD><07>*_w
<EFBFBD><07> Z
<EFBFBD> <09> 7
<EFBFBD> <09>*_bf
<EFBFBD>s !
<EFBFBD><07> <0A>
<EFBFBD>x
 <09>. <00>
tx
/[
x<07>/q
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
} <0B> /
Initial Commit
2020-05-09 19:11:30 +03:00
}<14> /g
}<1E> /<2F>
<08>/<2F>
<EFBFBD> <09>/B
<EFBFBD><07>/
<EFBFBD><07>/<2F>
<EFBFBD>! 0_mp
<EFBFBD>'$/<2F>
<EFBFBD>%8(/4
<EFBFBD><07>,/=
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD><07>0/
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD> <09>4/<2F>
<EFBFBD>>8/P
<EFBFBD>D</<2F>
<EFBFBD> <09>@/<2F>
<EFBFBD>UD/J
<EFBFBD>PH/+
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD>L/<2F>
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD>z <00>/<2F>
<EFBFBD> <0B> <00>/]
<EFBFBD>a<00>/<2F>
<EFBFBD> <09><00>) <06> h
<EFBFBD><08> *_p
<EFBFBD><12>*_r
<EFBFBD><07>*_w
<EFBFBD><07> Z
<EFBFBD> <09> 7
<EFBFBD> <09>*_bf
<EFBFBD>s !
<EFBFBD><07> <0A>
<EFBFBD>x
 J
<EFBFBD>
<EFBFBD> <0A>
<EFBFBD>)<29> $ <0A>
<EFBFBD>" ( a
<EFBFBD>:- , ;
<EFBFBD>)G 0*_ub
<EFBFBD>s4*_up
<EFBFBD><12><*_ur
<EFBFBD><07>@ o
<EFBFBD>M D <0A>
<EFBFBD>] G*_lb
<EFBFBD>sH <0A>
<EFBFBD><07>P S
<EFBFBD>
T <0A>
<EFBFBD> <0C>X R
<EFBFBD><0E>\ @
<EFBFBD> <09>d1<><00> x
<0F><0F><0F>)<04> 1<> x
<0F> <0F>)<04>)<04> 1- x
<0F><0F>) 1<>G x
<0F>)3 &<26>] '<27>&<26>m '<27>"E
~
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
.<2E>
Initial Commit
2020-05-09 19:11:30 +03:00
#<08> /1
%<11> /<2F>
&<07>/
' <0B> )z )m .<2E>
? /P
@ /<2F>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
A /i
Initial Commit
2020-05-09 19:11:30 +03:00
B<12> /<2F>
E$<24>&<26> '<27>.<2E>
X] /<2F>
[ /<2F>
\<07>/a
] /<2F>
^] ) .= P
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
b /<2F>
Initial Commit
2020-05-09 19:11:30 +03:00
e <09>/<2F>
f<0E>/<2F>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
g<0E> /
Initial Commit
2020-05-09 19:11:30 +03:00
h<0E>/x
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
i /8
Initial Commit
2020-05-09 19:11:30 +03:00
j<07>$/<2F>
k<0E>(/<2F>
l<0E>0/7
m<0E>8/<2F>
n<0E>@/s
o<0E>H&<26>'<27>2V )) 38x
)-)<04> )63U<0F>)[)J)c 4u
<EFBFBD>" 4<>
<EFBFBD>" 4/
<EFBFBD>" 4
x
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
# $<01><00> 6 %<07>*rem &<07><17>
'<03># *<01><00> 6 +*rem ,I -<03># 1Z+ 6 2<11>*rem 3<11>+ 4<17>
9C)I1<>]]])c56<35> g<0E>7m P<05><00>f7F Q<08><00> <04> 7Q U<05><00> 7c W<00> 7<> Y<08><00>]]<0F><0F>78div _<07><0F><0F>7 b <09>* 7<> k<08>E7<> m<05>` <0F>7c s<08><00><0F> <0F>)<04>b <09>7<> o<05><00><0F> <0F>9<> <0B><06><0F><0F><0F>7:h <0B><05>9<> <0B><06><0F>7<> <0B><08>   )<04>7|
<0B>2  <0F>7<> <0B><0F>R  <0F>7<> <0B><05>h 7s
u<08><00><0F><0F><0F>)<04>7L q<05><00><0F><0F>;[  +<00><0F><0F>;a  <0B><00> ;<3B>  <0B><00>  <0F>;K <14>  <0F>7b
<0B>99  -;<3B> L<14>\  V Bm <17> I h9H <0C><06><0F>)\7& <0C><05><00><0F>7n
<0C><05><00><0F>7<> <0C><05><00><0F>7<> <0C><05><00><0F>7<> <0C><05><00><0F>73 <0C><05><0F>)h7<> <0C> <09>@<0F><0F><0F>7<> <0C><08>[  7<> <0C><08><00><0F><0F><0F><0F>7Q <0C><08><00>  <0F>7<> <0C><05><00><0F><0F>7<> <0C><05><00><0F><0F>)t7<> <0C><00><0F>7<> <0C><05> <0F>:0
<0C><05>7<> <0C> <09>/<0F>9<> <0C> A 7<> <0C><05>W 7  <0C><05>r  9 <0C><06><0F>9<> <0C><06><0F><0F>7m <0C><05><00><0F><0F><0F><0F>:(
<0C><08>7_ <0C><08><00><0F>7 <0C><05><00><0F><0F>)
Initial Commit
2020-05-09 19:11:30 +03:00
)P)<=P<P !)V)<04>)<10>T><3E>h><3E><00>% 9: ; 9: ;9 <0B>:: ;9 : ; 9  : ; 9 .?: ; 9 n<c<19> dI4 &I
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
4: ; 9 nI?< 9: ; 9   : ; 9  : ; 9 I8 .?: ; 9 n<cdI.?: ; 9 n<d.?: ; 9 nI<d.?: ; 9 n2 <d.?: ; 9 nI2 <d.?: ; 9 nI2 <cd.?: ; 9 nI2 <d.?: ; 9 n<0E><: ; 9 I< : ; 9 I?<l/I0I 9: ;9 9: ;9 .?: ; 9 nI<$ >  $ > !;": ;9 I# : ; 9 n$ : ; 9 % : ; 9 I&I'!I/ ( ) I* : ; 9 I8 + : ; 9 , : ; 9 I8-. : ;9 / : ;9 I8 0 : ;9 I8 1I2<344: ;9 I?<5&64: ; 9 I?<7.?: ; 9 I<8.?: ; 9 I<9.?: ; 9 <:.?: ; 9 I<;.?: ;9 I<< I=B I>4nG <00><00><01> /Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/xtensa-esp32-elf/include/c++/8.2.0/Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/xtensa-esp32-elf/include/c++/8.2.0/bits/Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/xtensa-esp32-elf/include/c++/8.2.0/xtensa-esp32-elf/esp32-psram/no-rtti/bits/Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/lib/gcc/xtensa-esp32-elf/8.2.0/include/Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/xtensa-esp32-elf/sys-include/sys/Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/xtensa-esp32-elf/sys-includecstdlibcstdionewexception_ptr.htype_traitsc++config.hstddef.hlock.h_types.hreent.hstdlib.hstdio.h<built-in>getenv_M_exception_object_ZNSt15__exception_ptr13exception_ptrC4EPvatofstrtoullchar32_t_miscatolrandsetvbuf_lock_t_ZNSt15__exception_ptr13exception_ptr4swapERS0__on_exit_argssystem_write_wctomb_stategetsfflush_r48_signal_bufmblenunsigned int__gnu_cxx__exception_ptr_lbfsize_ZNKSt15__exception_ptr13exception_ptrcvbEvFILE_errnowchar_t_ZNSt15__exception_ptr13exception_ptr10_M_releaseEv__swappable_details_ZN9__gnu_cxx3divExx__sf_fake_stdout_LOCK_RECURSIVE_Tnullptr_t_read_mbrlen_stateungetc__count_ZNKSt17integral_constantIbLb0EEcvbEv_fpos_t_fns_cookienothrow_flags_Bigint__tm_wdayoperator std::integral_constant<bool, true>::value_typestrtold_ZNSt17integral_constantIbLb1EE5valueE_resultstrtoll__tm_hourmbtowcfpos_t_ZNSt15__exception_ptr13exception_ptrC4EDnfloatfgetpos__tm_min/Users/ficeto/Desktop/ESP32/ESP32S2/esp32-arduino-lib-builder/build__sf__swappable_with_details_rand48_result_klong long unsigned int_ZSt17rethrow_exceptionNSt15__exception_ptr13exception_ptrE_ZNSt15__exception_ptr13exception_ptrC4EOS0__wds_cvtlen__FILEwctomb_offsetlldivatoll_ZNSt9nothrow_tC4Evvalue_emergencyremove_rand_nextsize_tstrtodsrandbsearch__tm_sec_asctime_bufsuboptarg__tm_yday_inc_indoperator std::integral_constant<bool, false>::value_typenothrow_t_next_mbsrtowcs_stateclearerrfreopen__value_p5s10_mbstate_t_wcsrtombs_state_mblen_statechar_ZNSt17integral_constantIbLb0EE5valueE__tm_mday_sig_func_mbrtowc_state5div_tferror_flock_tchar16_t__wch_iobs_ZNSt15__exception_ptr13exception_ptrD4Evquot_close__sdidinit__sFILE_fake7lldiv_tmbstowcsswap_stdin_ZNKSt15__exception_ptr13exception_ptr20__cxa_exception_typeEvlong long intperror_base_freelist_mult__ULong_wcrtomb_state/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/cxx/cxx_exception_stubs.cpp__cxx11_ZNKSt17integral_constantIbLb1EEcvbEvfseeksetbufldiv__cleanup_mbstate_t_mprecoperator=_M_getfsetpos__tm_isdst6ldiv_tftellfgetc~exception_ptrfopenfgets__tm_monrename_ZSt7nothrowlong double_atexit0_gamma_signgam__wchb_atexit_mbstaterethrow_exceptionatexitshort intlong int__cxa_exception_typefreadtype_info_ZNSt15__exception_ptr13exception_ptraSEOS0__sign_data_ZNSt15__exception_ptr13exception_ptr
Initial Commit
2020-05-09 19:11:30 +03:00
ABI=0
<00><> 
  cxx_exception_stubs.cpp    )    5 < E Q ^ k r <00> <00> <00> <00> <00> <00> <00> <00> <00> <00>   7 > W ^ { <00> <00> <00> <00> <00> <00> <00> <00>  0 7 F R \ i u <00> <00> <00> <00> <00> <00> <00>   ' 4 <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00>    ! 2 D P ] j <00> <00> <00> <00> <00> <00> <00> <00> <00>  7 D Q ^ k x <00> <00> <00> <00> <00> <00> <00> <00> <00>   ) 6 C t <00> <00> <00> <00> <00> <00>     (  6  D  R  `  n  |  <00>  <00>  <00>  <00>  <00>  <00>  <00>  <00>  
 
 $
 2
 @
 N
 \
 j
 
 <00>
 <00>
 <00>
 <00>
 <00>
 <00>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
    %  Y  f  <00>  <00>  <00>  <00>  <00>  n  {  <00>  <00>  <00>  <00>  <00>  <00>  <00>  <00>    %  3  A  O  d  r  <00>  <00>  <00>  <00>  <00>  <00>  <00>  <00>  <00>  <00>   h u <00> <00> <00> <00> <00> <00> <00> <00>   , 8 e q <00> <00> <00> <00> <00>  + F a <00> <00> <00> <00> <00> <00>  3 S i <00> <00> <00> <00> <00>  < A ] i z <00> <00> <00> <00> <00>  ! A \ <00> <00> <00> <00> <00>   0 B X s <00> <00> <00> <00> <00> $ B I N X .symtab.strtab.shstrtab.text.data.bss.rela.debug_info.debug_abbrev.rela.debug_aranges.debug_line.debug_str.comment.xtensa.info4!4'414b,@<00>+l  =<00><00>PPK@@8  _h<00>k0 <00> v0<00>*&<00>*8<00>*<00>  <00>+L8<00>/29 1602427121 501 20 100644 45940 `
ELF^d<>4(:9<00><><EFBFBD>86A!8 #<23>c A "<22><03><03><03><04><00>f<02><1D>result/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/cxx/cxx_guards.cpp6A<00><00>f 2S<14><00>A<00>$V<>1<00><03><00>X<04><> <1A><00><00><04> <17> <00><00><00>h`W<>PPta<00>fVe<56><65>W<EFBFBD>V<05><><03> <00><00><00> |<7C><> <0A><00><00>
<EFBFBD><00><><EFBFBD><EFBFBD><00><00><00>2s |<7C>q<00><00><1B><>
<EFBFBD><EFBFBD>sa<00><07>
<EFBFBD><03>0<> <20> <00>$<00><00><00><>\K<><00><00><00><00><00><06><03><05><03><00><00>
<EFBFBD><00><>[<5B><00><00><00><00><04><03><05><03><00><00>
<EFBFBD><00><>a<EFBFBD><00><00><00><00>V<><56>8 39<07> F <0A><04> <0A> <0A><00><00><><EFBFBD><00><><EFBFBD><EFBFBD><00><00><00>R 7<><37>B<00>d 2B<01> <06><><EFBFBD>B<01> =
-<1D>g->pending && "tried to release a guard which wasn't acquired"6A<00><00>f#1 |<7C><> <0A><03><00>V
<06><><EFBFBD><EFBFBD><00><00><00><00><00><00><><EFBFBD><EFBFBD><00><00><00><00><00><><EFBFBD><EFBFBD><00><00><00> <08>B<01> <00><><01>B<00> <00><00> <0A> <0A> <0A><03><00><00>:<3A><><EFBFBD><00>V<><56><EFBFBD><EFBFBD><EFBFBD> 2B<01>B<00> F2V<><56><EFBFBD><EFBFBD><EFBFBD><1D>!g->ready && "tried to abort a guard which is ready"g->pending && "tried to release a guard which is not acquired"6A<00><00>M
&&1 ¯<><C2AF> <0A>#<00><00><00>
<EFBFBD><EFBFBD><EFBFBD><EFBFBD><00><00><00><00>2<01><><EFBFBD><EFBFBD><00><00><00><00><00>V<01><><EFBFBD><EFBFBD><00><00><00><00>2B<01> &*<2A><00><00><03>!<00><03><02><00><00>
<EFBFBD><EFBFBD><EFBFBD><EFBFBD><00><00><00><00><1D>6A<1D>void __cxa_guard_abort(__cxxabiv1::__guard*)void __cxa_guard_release(__cxxabiv1::__guard*)void wait_for_guard_obj(guard_t*)int __cxa_guard_acquire(__cxxabiv1::__guard*)<00><>?<3F> <00><><EFBFBD><EFBFBD>| & y <00> <00>  | & ,y D<00> \<00> <00>& <04><00>8std!e,AA0 <0B><03> <0B><03> @<03> V<03> s<03> <0B><03> <0B><03> <0B><03> <0B><03> <0B><03> <03> 0<03> b<03> <0B><03> <0B><03> <0B><03> <0B><03> <0B><03> <03> "<03> 8<03> ^<03><16><03><16><03>y<03><16><03><16><03><16><03><16><03>absNWLWabsJ$ f absFl<00>labs=SP<00>Pabs8.<00><00><07>div<03>A<00><00><07><07><08>9 * l;-Q
/ <-J <0B>><11> <00> <0C> _TpJ__vJ<0F>- 9 <0C> l;-Q
/ <-J S >GHlr <0C> _TpJ__vJ/=<05> T<05> F L
<EFBFBD>F L+<2B><01> <0C><0F>&O5<4F> 2 _V2 " "<14>Z
4 <0A><16>
Initial Commit
2020-05-09 19:11:30 +03:00
O <0B>o
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
Q j<18>
Initial Commit
2020-05-09 19:11:30 +03:00
S<10>)4 <0C>j<19>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
U <0C>HN <0C>i
Initial Commit
2020-05-09 19:11:30 +03:00
V <0C>bh <0C> <0B>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
X \ j<00><00> <0C><1A>
`? <01><00> <0C><1A>
b<01><00> <0C><07><1A>
e<07><01><00> <0C><07><1A>
i<07><01> <0C><07>Y
v<07><00>% <0C><07>Y
zY
<00>>I <0C><07><1A>
<EFBFBD>2^i <0C> D<1A>
<EFBFBD><07> ~<00> <0C><07>+
<EFBFBD><10>J<01><00> <0C>
Initial Commit
2020-05-09 19:11:30 +03:00
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD><07><00><01> <0C><0F>
Initial Commit
2020-05-09 19:11:30 +03:00
I<10>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
9<1A>M
E
<00><07>
<EFBFBD><08>^<1F><0F><08> V
+<11> Yx$ <0C> <20> ]<1A>+!<21><02>y _Tp8"" ',AAr<03> <0B><03> y<03> <0B><03> <0B><03> <0B><03> <0B><03> div<03>$<00><00>PP. # #<23> 7 $<24> :K$O ;K$h ?Q$<24> @K%<25>D
8<0E>8'&<07>8'intD&} &<04>(<28>&
<EFBFBD>+v&<08>v&K&<07><0F>
_ O8&x
 <0F>D
u  D
<EFBFBD>  <11>&<05>
Initial Commit
2020-05-09 19:11:30 +03:00
+,<0E>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
r<0E>)<29>e8*<11><01>B+<11>',<2C><11> <0C>,$<11>B<11>DD<11>-vR.8
<EFBFBD><11><03>
T<11><1B>/& 0y&<08>y
>l<08> /<08><17>1<13>1_k2D<17> 2 D{2D <17> 2D1_x3<0F>0<04>-<2D>.8<08>$7<08><17>9 D<17>: D<17>; D<17>< D <17>= D> Di? D<17>@ DA D 2DJ<08>K<1E><17>L!<21><00>3<EFBFBD>N
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD>3<>Q
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD>-j<00>.8<08><00>U <17>V rWD<17>X!! <17> Y 8 <00>0<04>-1 1 .807 40<04><08>uf <17>vf  wD0v<08> <12><08> 1_p<12>f 1_r<12>D1_w<12>D<17><12> <09> <17><12> <09>1_bf<12>> <17><12>D<17><12>C l 5<00>tC 6 xD6x} <0B> 6\}<14> 6I}<1E> 6mD6j <12> s6<12>D6<><12>D66<12><16> 7_mp<12><12>$6<> <12>%(6<> <12>D,61<12>D06;
<12> s46<34><12>86E<12><6$<12> s@6<> <12>%D6<44><12> H6<48><12><12>L6<4C> <12>J <00>6t<12> <0B> <00>6<EFBFBD><12>1<00>6: <12> s<00>0<04> <08> h<12><08> 1_p<12>f 1_r<12>D1_w<12>D<17><12> <09> <17><12> <09>1_bf<12>> <17><12>D<17><12>C <17> <12>
j <17><12>)<29> $<17><12>"<22> (<12>:<3A> ,<17><12>) 01_ub<12>> 41_up<12>f <1_ur<12>D@3<12> D<17><12>- G1_lb<12>> H|<12>DP3
<12>
<EFBFBD>T#<12> ^X<17><12>R\<17> <12> Dd8D<00> C jsD0<04> 8D<00> C j<07> D0<04><0F> 0<04> 8<><00> C j<07>D0<04> 8D C j0 -v- .8-v= .8)tI 5u #<08> 6<>%<11> 6<> &D6R' <0B> 0J 0= 5<>?<08> 6<>@<19> 6VA<19> 6<>B<12> 6<>E$<24>-<2D><00> .85<>X-6<>[<13>6<>\D6 ]<13>6:^- 0<04>5<>Pb<08>6<>e s6>fR6sgR 6ehR6<>i<13>6<>jD$6<>kR(6lR064mR86<38>nR@6<>oRH-y<00>.89]0<04>0<04> :C 0<04>0<04> 0:%D0+003;'<12>"<22> ;<3B><12>"<22> ;<3B> <12>"<22> ;

C *$<00>]%D1rem&D
<EFBFBD>'k**<01> <00>]+<08>1rem,<08>
-<03>*1<00>]2P1rem3P
# 4<03>
<EFBFBD>908D---03<= gs><3E>PDV1 ><3E>Qll<07> &<04> ><3E>UD<00><07> >9W<06><00><07> >+Yj<00>--''?div_<07><00>DD> b s<00><07> ><3E>k<08><07><07>><3E>mD0<07> '><3E>s'PP<07> '0V&<07>V><3E> oD<00>P<07> '@<40><13><06>j''Ao<13>D@N<13><06>8><3E><13>l<00><07> <07>0s><13><06><07> <07>D>K <13>l"<07> <07>D>7<13>D8<07> ><3E>u'XsX'0]>TqDysVB) <09><00>PPB<> P<00><07> B<> P<00><07> <07>DBs<14><00><07> <07>D><3E><13>  <07> <07>&<04>B<>LW,<07> <07>' @3 <0C>4 <0C>?absJDZD6 D6 26 L6 f6 <0C>6 <0C>7 V8 s9 <0C>: <0C>< <0C>< <0C>< <0C>> <0C>@ <0C>C D 0E bG <0C>H <0C>J <0C>K <0C>L <0C>M N "P 8Q ^C7!J
Q
.P&dJDabi"<22>2
j
Initial Commit
2020-05-09 19:11:30 +03:00
i0<14>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
M<14>0*0<04>&<10>&<10> 0<04>E<><15> 8 <0B>F:<18>0<04>0<04>G<04>H<04>G<04>00=<17>?-j.8=<17><0E>=<3D><17><0E>=s<17><0E>=<17><0E>=F<17>?=<3D><17>?-?_.8O= <17>_=<3D><17>_=<3D><17>?=<3D><17>?-<2D> <00>.8<0F>=6<17><1B>=<3D><17>?=#<17>}=_<17>}=<3D><17>?=9<17>?=<17>}=j<17>}=<3D><17>}=<3D> <17><1D>= <17><1D>=t <17>?;<3B>?;,};<3B>[K;<3B><17>?;r<17>?;<3B><17><1C> ;<3B> <17><1C> ;<3B><17>};J<17>};9<17>};<3B><17>};e<17>};<17>};
<17>};<3B><17>};\<17>};<3B><17>};<3B><17>};)<17>};<17>};{<17>};/<17>};v<17><1D>;<3B><17>?; <17>?;`<17>?;<3B>
<17>?;&<17>?;<3B> <17><1C> ;U<17><1C> ;<3B><17>};<3B><17>};<3B><17>}-?<00>.8<0F>;Q<17><1B>;X<17><1B>-}%.8;Q<17>%;<3B><17>%-?T.8
D;e<17>T-Kv.8f;<3B><17>v;<3B><17>K;<3B><17>K;<17>};<17>};<3B><17>};9<17>};<3B><17>};^<17>};w<17>};<3B><17>};<3B>
8; 8;8;<3B>(};<3B>)};<*};+};<3B>,}-?}I;U0r;o1r; 2r;3r;<3B> 4r;<3B>5r;<3B>
6r;<3B>7r;<3B>8r;[9r;n:r;|;r;<3B><r;^=r;<3B>>r;<3B>F};<3B>G};<3B>I?;<3B>J?;/L};<3B>M};d<17>};<17>};<3B><17>};<3B> <17>};<3B> <17>};=<17>};\<17>};<3B><17>};<3B><17>};+ <17>};<3B><17>};W<17>};p<17>?;<3B>
<17>?;w<17>};<3B><17>};?<17>};D<17>};1 <17>};<3B><17>}5<> }<10>7as o7at<17> o)<29> <17><03><0F>-<2D><00>I;h<17><1E>;<18>};<3B>?;!}; ?; };?;r };t ?;<3B>};F?;<3B>};3?;<3B>};<3B>?;<3B>};<3B>?-<2D> <00>.8'<0F>=<3D><19><1A>*<<10><17>=<11>  >+L?
J<17>@
Initial Commit
2020-05-09 19:11:30 +03:00
J-o(.8
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
iA<03>(-4DI=<3D>D%9=FE3*J<01><00><17>K{sL 'QM 'XN{
<EFBFBD>O\<0F>-<2D><00>I=<3D>Q"<22>=<3D>R3*%<10><00><17>& om' o
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD>(<02>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD>uD
<EFBFBD>|o*<1C>B9<17>
<1C><10>
4<1C>
Xj
/OE=JQJ0QJ<>9J<>
'J<>!'*.<00>>/ c 0 c
L1<03>K<> <00>KA<L<><00><00><><EFBFBD>G?M@F _Tp8N__a<02>N__b<02>$Ob<01><01>Pt<01><00><01><> Qpg<01>,<2C> Rg<01>!)%S<><01>QLJTc!U'! S<><01>DecV!x&<00>W[0W\ <09>W]0X5<00>&WZW[<08>W\W]Un+<00> S<><01>DzxYt<00>%V<><00>&k W[sW\sW]sX<><00>&WZW[<08>W\W]Y <00>&VM<00>&<00> WZW[<08>W\W]Xe<00>&WZW[<08>W\W]80=0<04>-<2D>!.8,!PQ<01><00><01><>"Zpg<01>.<2E> RRg<01>!<00><00>S<><01>Q<00><00>Tc<00>"U&<00>!S<><01>D<00><00>V x&<00>!W[0W\ <09>W]0X5<00>&WZW[<08>W\W][ N"S<><01>D<00><00>VY<00>&+"WZW[<08>W\W]Yp<00>%X~<00>&W[0W\0W]0Y <00>&XG<00>&WZW[<08>W\W]-<2D><00>".8.<0F>"\<5C>xDy<01><>%Qpgx-<2D> !Rgz!FBS<>{QogTc<00>%Rret<01> D<00><00>UL%S<><01>D<00><00>]o&! !M<01> <20>#V,<00>&\#WZsV8<00>&o#WZ1VJ<00>&<00>#WZ <0C><><EFBFBD>W[uXl<00>&WZs]%&<00> <0B><00><01>%^2&_<><00>`K&<00>$aL&'V<><00>&$W[sW\sW]sV<><00>&5$WZW[TW\W]V<>x&U$W[sW\uW]sV<><00>&<00>$WZW[[W\W]Vx&<00>$W[sW\uW]sX<00>&WZW[aW\W]b<00><16>O,^9sq^-<00><00>Vzx& %W[0W\ <09>W]0X<><00>&WZW[<08>W\W]U*"<00>%S<><01>D<00><00>V8<00>&<00>%W[0W\0W]0XL<00>&WZW[<08>W\W]Y <00>&Y<00>&-<2D><00>%.8-<0F>%c<>p &<01>%&Smr
8<00><00>X!<00>&W[sW\sW]sd<>J Z&NgJ)!Tcj&ef<65>SD-<2D>j&.8!Z&g<>3 hEE<1D> iC
C
)h<><00>e h<><00> <20> i<><00><1C>h<> <00> xhA A ziLL<1C>i>>I% U9: ; 9: ;9 <0B>:: ;9 : ; 9 .?: ; 9 nI<I : ; 9  : ; 9 I?<l
Initial Commit
2020-05-09 19:11:30 +03:00
: ; 9 I .?: ; 9 nI<d I4 /I0I &I9: ;9 .?: ; 9 n<c<19> d4: ; 9 I<
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
l9: ; 9 9: ;9 <0B>9: ; 9  : ; 9  : ; 9 I8 .?: ; 9 n<cd.?: ; 9 n<d.?: ; 9 n2 <d.?: ; 9 nI2 <d.?: ; 9 nI2 <cd.?: ; 9 nI2 <d.?: ; 9 n<0E><< 4: ; 9 nI?<!.?: ; 9 nI<"9: ;9 # : ; 9 $ : ; 9 I?<%/I&$ > '$ > (;): ;9 I* : ; 9 n+ : ; 9 , : ; 9 I-I.!I/ / 0 I1 : ; 9 I8 2 : ; 9 3 : ; 9 I845 : ;9 6 : ;9 I8 7 : ;9 I8 8I9<:;4: ;9 I?<<&=4: ; 9 I?<>.?: ; 9 I<?.?: ; 9 I<@.?: ; 9 <A.?: ; 9 I<B.?: ;9 I<C9: ; D: ;9 E4GF:: ; 9 G IHB II!J4: ; 9 IK4nG L4nGM.G N: ; 9 IO.?: ; 9 @<18>BP.?: ; 9 @<18>BQ: ; 9 I<17>BR4: ; 9 I<17>BS4: ; 9 I<17>BT4I4U V<><56>1W<><57><18>BX<><58>1Y<><59>1Z: ; 9 I[ U\.?: ; 9 I@<18>B]1R<01>B X Y W ^1<17>B_ ` 1Ua41<17>Bb1R<01>B X Y W c.: ; 9 @<18>Bd.: ; 9 e f4: ; 9 Ig.: ; 9 h.?<n: ;9 i.?<n: ; 9 {R{<00><00>R<>{R{<00><00>R<> <00>t1.<2E>!/Z<00><00>Z<00>R z1.<2E><><00>z1.<2E> /ZYoZ<><00>ZGSZ~<00>ZwRwy<00>R<>wRwy<00>R<> z1.<2E>z1.<2E>X`z1.<2E>muz1.<2E>*LSem1<>pu1<>z<00>Z<><00>Z<00>*R<00><00>Z<><00>Z<><00>Z<><00>ZZ*Z<02><00><00><02><00><00>8FZ
S
R!r<01>!&R<&y<00><00><00><00><00><00><00>GYg<00>&y<00><00><00><00><01> /Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/cxx/Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/xtensa-esp32-elf/include/c++/8.2.0/bits/Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/xtensa-esp32-elf/include/c++/8.2.0/Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/xtensa-esp32-elf/include/c++/8.2.0/debug/Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/xtensa-esp32-elf/include/c++/8.2.0/xtensa-esp32-elf/esp32-psram/no-rtti/bits/Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/xtensa-esp32-elf/include/c++/8.2.0/ext/Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/lib/gcc/xtensa-esp32-elf/8.2.0/include/Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/xtensa-esp32-elf/sys-include/machine/Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/xtensa-esp32-elf/sys-include/sys/Users/ficeto/.espressif/tools/xtensa-esp32-elf/esp-2020r2-8.2.0/xtensa-esp32-elf/xtensa-esp32-elf/sys-include/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/xtensa/include/xtensa/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/xtensa/esp32/include/xtensa/config/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/esp_rom/include/esp32/rom/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/soc/include/soc/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/freertos/xtensa/include/freertos/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/freertos/include/freertoscxx_guards.cppstl_algobase.hcstdlibstd_abs.htype_traitsstl_pair.hdebug.hc++config.halgorithmfwd.hexception_ptr.hnewpredefined_ops.hnumeric_traits.hstddef.h_default_types.hlock.h _types.h reent.h stdlib.h
Initial Commit
2020-05-09 19:11:30 +03:00
stdlib.hcxxabi_tweaks.h_stdint.h hal.h core.h ets_sys.h soc_memory_layout.hspinlock.hportmacro.hqueue.hsemphr.hassert.h
task.h<built-in>cxxabi.h<03> 
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
              <03>   :         !     <03>         "   "   )     )   <03>         <03>     r %  ~ %   r  <03>  %<03>~                           <03>       u    ~          ~        ~    <03>   :                y              x      | 
 <03>   :                         
     <03>  Xthal_cp_id_FPU_ZSt3absd_ZSt3abse_ZSt3absf_ZSt3abslsize_tXthal_itlb_arf_ways_ZSt3absx__locale_t__is_signed__sf_ZSt3maxIjERKT_S2_S2_Xthal_have_booleans__numeric_traits_integer<int>owner_readXthal_excm_level_write_ZN9__gnu_cxx24__numeric_traits_integerIiE5__maxEXthal_rev_no_asctime_buf_cvtlenXthal_have_exceptions__maxXthal_instrom_vaddrsoc_memory_type_desc_tXthal_cp_id_XCHAL_CP6_IDENT_M_addref_M_get__tm_wcsrtombs_state_nbuf__tm_secXthal_have_sextstrtold_l64a_bufstrtolldiv_t__sdidinit_sizeXthal_tram_sync_lockXthal_have_fp__cxxabiv112portMUX_TYPEtype_multXthal_have_clampsXthal_dataram_paddrXthal_num_ibreakatoiXthal_cpregs_restore_fnXthal_cp_id_XCHAL_CP7_IDENTatoll_ZNSt15__exception_ptr13exception_ptrC4EPvXthal_release_majorXthal_have_ccountXthal_cp_nums_static_init_wait_sem_ZNKSt17integral_constantIbLb1EEcvbEvcountXthal_cpregs_save_nw_fn__wchXthal_xlmi_sizewait_for_guard_obj__uint8_ttype_info_fileatof/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/cxx/cxx_guards.cpp_ZN9__gnu_cxx3divExxatolreadyXthal_dtlb_way_bitsiram_addressXthal_have_loopsXthal_num_writebuffer_entriesXthal_num_instram_mbrlen_statelong int_ZNSt15__exception_ptr13exception_ptraSERKS0__result_knothrow_t10_mbstate_tXthal_hw_configid0Xthal_have_speculationXthal_cp_names_localtime_bufwctombXthal_dataram_vaddrrand__cxa_guard_abortBaseType_t__tm_monXthal_dtlb_arf_waysmax<unsigned int>nullptr_t19soc_memory_region_t_misc_reent_ValueXthal_dcache_sizeQueueHandle_tsigned charuint8_t__sf_fake_stdinsystemabort__valuealiased_iramoperator=__PRETTY_FUNCTION__Xthal_have_highlevel_interruptsXthal_xea_versionunsigned charXthal_itlb_wayssoc_memory_regionschar16_t_unspecified_locale_inforesult_reent_global_impure_ptr7lldiv_tXthal_hw_release_minorXthal_have_tlbsrethrow_exceptionXthal_cp_maxvalueXthal_release_minorchar_fnsldivs_static_init_max_waiting_countoperator std::integral_constant<bool, false>::value_type_closeXthal_num_dbreakXthal_instram_vaddrXthal_cpregs_save_fnSemaphoreHandle_t_ZNSt17integral_constantIbLb1EE5valueEXthal_mpu_bgmap_stdin5div_t__mindecltype(nullptr)Xthal_mmu_ringsstartup_stackmblenXthal_datarom_paddrXthal_dcache_setwidthXthal_datarom_sizeXthal_mmu_asid_kernelcapsXthal_tram_enabledintegral_constant<bool, true>strtouloperator std::integral_constant<bool, true>::value_typeXthal_release_internal_cookie_ZNSt15__exception_ptr13exception_ptr4swapERS0___sFILE_fake_wds_sig_funcXthal_icache_linesizeXthal_have_minmax__cxa_exception_type_offset_cvtbuf__assert_func__guard_ZNSt15__exception_ptr13exception_ptraSEOS0_Xthal_datarom_vaddrs_static_init_waiting_countXthal_hw_release_majorspinlockXthal_tram_pendingXthal_mmu_min_pte_page_sizegetenv_p5slong unsigned intlldiv_tXthal_mmu_ring_bits_ZNSt15__exception_ptr13exception_ptrC4Ev_M_releaseXthal_icache_size__sFILEnothrow_flags2Xthal_instram_paddr__gnu_debug6ldiv_t_LOCK_RECURSIVE_T__sf_fake_stderrxQueueCreateMutexchar32_tsuboptarg_errnopendingXthal_cpregs_sizevalue_type_signal_bufpiecewise_construct_t_ZNKSt15__exception_ptr13exception_ptr6_M_getEv_Bigint_ZNSt17integral_constantIbLb0EE5valueE_maxwdsXthal_have_cacheattr__cleanup_ZNKSt17integral_constantIbLb0EEcvbEv__intptr_tXthal_cp_mask_XCHAL_CP1_IDENTXthal_dtlb_waysxQueueCreateCountingSemaphore__uint32_t_emergency_lock_tlong long int_on_exit_args_ptr_niobs__sglueXthal_hw_release_namexthal_MPU_entrydouble_gamma_signgammbtowcXthal_have_xlt_cacheattrXthal_cp_mask_XCHAL_CP2_IDENTpiecewise_construct_freelist_on_exit_args_iobsXthal_intlevel_andbelow_mask_glue_signfloat__compar_fn_t_atexit0exception_ptr_lbfsizeXthal_cp_id_XCHAL_CP4_IDENT__sf_fake_stdoutunsigned intXthal_debug_configuredintptr_t7guard_tXthal_num_ccompareoperator boolXthal_have_densityvPortExitCriticalXthal_have_interruptsXthal_cp_mask_XCHAL_CP3_IDENTwcstombsXthal_dcache_ways_wcrtomb_
Initial Commit
2020-05-09 19:11:30 +03:00
ABI=0
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
h08 h08("$"&(O"a-"<00> "<00>&"<00>""<00>4"**-"WX"`` mmu"y(YY*"<00><00> <00><00>"<00><00> "<00><00>"<00>(MM"e6"<00>((((((((((<00><> 
  1M& h <00><00>.<00><00>""/Q- !#%'(*,.01235~<00>y<00>S<00><00><00><00>%3<00>G<00>Ycxx_guards.cpp_ZL27s_static_init_waiting_count_ZL22s_static_init_wait_sem_ZL20signal_waiting_tasksv_ZL19s_static_init_mutex_ZL15s_init_spinlock_ZZ19__cxa_guard_acquireE19__PRETTY_FUNCTION___ZL31s_static_init_max_waiting_count_ZZL18wait_for_guard_objP7guard_tE19__PRETTY_FUNCTION___ZZ19__cxa_guard_releaseE19__PRETTY_FUNCTION___ZZ17__cxa_guard_abortE19__PRETTY_FUNCTION__xQueueGenericSend__cxa_guard_acquirexTaskGetSchedulerStatevPortEnterCriticalxQueueCreateMutexxQueueCreateCountingSemaphorevPortExitCriticalxQueueGenericReceive__assert_func__cxa_guard_release__cxa_guard_abort__cxa_guard_dummy1    $(3,4054687<8@9D:H1L:P9T:X9\:`1d:   39: :$:(,1   39 :$:(:,014:))
$) 1!*!*A*R* |*<00>*<00>*<00>*<00>* <00>* <00>*<00>*$<00>*<00>*<00>*$<00>** *$*'
L:*@*C*T
`]
mj
**( 3 

X*, 4
n&*0& 5.
a2*42 6D*8D 7X
^
f*<f 8t*@t 9z
<00><00>*D<00> :<00>
L<00>*H<00> 1<00>
<00><00>*L<00> :<00>*P<00> 9<00>
<00><00>*T<00> :<00>*X<00> 9
*\ :
<00>2*`2 18
uF*dF :Q
*[
u+&+)+,+ 5+;+>+ G+M+P+ <00>G<00>5<00><00><00>5+ 3  <00>+ 9 <00>/+/ :A+ A :S+$S :j+(j x+,x 1~<00><00>Y<00><00>,&,),,, >,A,D, V,Y,\, x,<00>,<00>,<00>, , 3 5, 9!5/, / :8MG,$G :Pe_,(_ :k<00>n,,n ,0 1<00><00><00>,4<00> :   !( ,, 0
Initial Commit
2020-05-09 19:11:30 +03:00
4
9
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
@ DD HLQX \\ `dip tt x|<00>!0
Initial Commit
2020-05-09 19:11:30 +03:00
4
9
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
HLQ`di# (((&!'1(:(T(n(<00>(<00>(<00>(<00>(<00>(<00>(<00>((0(=(I(U(\(<00>(<00>(<00>(<00>(<00>(<00>(<00>(<00>(<00>( (((5(<(O(V(i(p(<00>(<00>(<00>(<00>(<00>(<00>(<00>(<00>(( (&(-(J(Q(j(q(<00>(<00>(<00>(<00>(<00>(<00>(<00>(<00>((((1(8(A(H(f(s(<00>(<00>(<00>(<00>(<00>((((((;(S(Z(_(f(k(y(<00>(<00>(<00>(<00>(<00>(<00>(<00>(<00>(<00>(<00>(<00>(<00>(((((5(S(_(o(|(<00>(<00>(<00>(<00>(<00>(<00>(((()(6(C(P(](j(w(<00>(<00>(<00>(<00>(<00>(<00>(<00>(<00>( ( (? (L (Y (m (<00> (<00> (<00> (<00> (<00> (<00> (
(
(
(+
(9
(G
(U
(c
(
(<00>
(<00>
(<00>
(<00>
(<00>
(<00>
(<00>
(<00>
(<00>
( ( (' (5 (J ({ (<00> (<00> (<00> (<00> (<00> (<00> (<00> (<00> ($ (1 (K (X (e (r ( (> (K (Y (g (u (<00> (<00> (<00> (<00> (<00> (<00> (<00> ((((4(B(P(^(l(z(<00>(<00>(<00>(<00>(<00>(<00>(<00>(8(E(R(_(p(y(<00>(<00>(<00>(<00>(<00>(<00>(<00>((5(A(W(o(t(<00>(<00>(<00>(<00>((1(Y(c(<00>(<00>(<00>(<00>(<00>((#(9(_(z(<00>(<00>(<00>(<00>( ((3(>(M(d(p(|(<00>(<00>(<00>(<00>((( (,(8(D(e(q(}(<00>(<00>(<00>(<00>(<00>(<00>(<00>(<00>(<00>(
(("(.(:(G(T(a(n({(<00>(<00>(<00>(<00>(<00>(<00>(<00>(<00>(<00>(<00>(
(($(1(>(K(X(e(r((<00>(<00>(<00>(<00>(<00>(<00>(<00>(<00>( (+(8(Z(|(<00>(<00>(<00>(<00>(<00>(<00>(<00>(<00>(<00>(<00>( ((%(2(?(L(Y(f(~(<00>(<00>(<00>(<00>(<00>(<00>(<00>(<00>(<00>(( (('(4(A(N([(h(u(<00>(<00>(<00>(<00>(<00>(<00>(<00>(<00>(<00>(<00>((((+(8(E(R(_(l(y(<00>(<00>(<00>(<00>(<00>(<00>(( (('(4(A(N([(h(u(<00>(<00>(<00>(<00>(<00>(<00>(<00>(<00>(<00>( ()(E(Q(a(j(w(<00>(<00>(<00>(<00>(<00>(<00>(<00>(<00>(<00>(((#(,(:(F(R(f(sx(<00><00>(<00><00>(<00><00>(<00><00>(<00>(<00>(<00>(<00>(<00>((G(NRY(`dy$}$<00>$<00>$<00>(<00>$<00>$<00>(<00><00><00><00>(<00>$<00>$<00><00>     " & n/ (: $> $C L l y  <00> <00>  <00> <00> <00>  <00> <00> <00> <00>  <00> <00> !($!(!I!$M!$R!(]!$a!$f!(p!u!y!<00>!(<00>!$<00>!$<00>!<00>!<00>! <00>!<00>! <00>!&<00>!(<00>!$<00>!$<00>!" "&" ,"5"O"X"e" t"}"<00>"(<00>"
<00>"
<00>"$<00>"$<00>"$<00>"$<00>"(<00>"$<00>"$<00>"(<00>"#$
#$#
#
#('#$+#$4#
9#
=#
!I#
]#
p#
<00>#
<00>#
<00>#
<00>#
<00><00>#$<00>#$<00>#
<00>#
<00><00>#&<00>#$<00>#$<00>#
$
$ '$0$ 6$
V$
g$ v$$ <00>$
<00>$
<00>$ <00>$<00>$ <00>$
<00>$
<00>$$<00>$$<00>$$<00>$$%
!%
.% =%F% M%
Q%
*Z%(e%$i%$n%
<00>%
<00>% <00>%<00>% <00>%
<00>%
<00>%(<00>%<00>%<00>%(&$&$ &&&(=&(G&M&(p&(y&(}&(<00>&(<00>&(<00>&(<00>&(<00>&(<00>&(<00>&(<00>&(<00>&(<00>&(<00>&(<00>&(<00>&(<00>&(<00>&(<00>&()-48LPeiz~<00><00><00><00><00><00><00><00><00><00><00><00><00>
!
%
,
0
F
J
Q
U
o
s
~
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>


'
+
2
6
=
A
H
L
S
W
^
b
Initial Commit
2020-05-09 19:11:30 +03:00
s
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
w
~<00>
<00>
<00><00>
<00>
<00><00><00><00><00><00><00><00>"
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
$(,04


Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00


$(,8<@
D
HLPTX\<00> 
1 u <00><00><00><00><00><00><00>
<00> <00><00><00> ! ! $' 
0 
6 
? 
H 
P 
X 
a 
j 
s 
{ 
<00> 
<00> 
!<00> 
!<00> 
!<00> 
,<00> 
0<00> 
0<00> 
8<00> 
:<00> 
:<00> 
<<00> 
><00> 
J<00> 
O<00> 
R<00> 
X

X

a

n"

n-

z7

|>

<00>F

<00>M

<00>U

<00>^

<00>f

<00>n

<00>v

<00>~

<00><00>

<00><00>

<00><00>

<00><00>

<00><00>

<00><00>

<00><00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<00><00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<00><00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<00><00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<00><00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<00><00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<00><00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<00><00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<00><00>
Initial Commit
2020-05-09 19:11:30 +03:00

Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<00> 
<00>

<00> 
<00> 
<00> 
<00>) 
<00>0 
6 
> 
G 
P 
V 
` 
*i 
*r 
*} 
8<00> 
:<00> 
F<00> 
L<00> 
L<00> 
L<00> 
O<00> 
Q<00> 
X<00> 
X<00> 
`<00> 
`<00> 
e<00> 
e<00> 
e<00> 
m 
m 
p 
p 
p# 
u' 
w= F L U ^ f  o u ~ <00>  <00> #<00> /<00> 5<00> 5<00> G<00> S<00> Y<00> Y<00> Y<00> ^<00> ^<00> g g g p p% ~. <00>4 <00>= <00>F <00>O <00>X <00>^ <00>g <00>k <00><00> <00> <00> <00> <00> <00>  <00> <00> <00> !<00> #<00> /<00> 5<00> 5<00> ;MSee"h+n4n=tCtL{W<00>a<00>k<00>s<00>w<00><00><00>)*+,) *+$,0<HT`l
x
<00>
Initial Commit
2020-05-09 19:11:30 +03:00
<00>
<00>
<00>
<00>
<00>
<00>
<00>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<00>
<00>
<00>



,
8
DP\ht<00><00><00><00><00><00><00><00><00><00><00>(4@LXdp|<00><00>.symtab.strtab.shstrtab.rela.literal._ZL20signal_waiting_tasksv.rela.literal.__cxa_guard_acquire.rela.literal.__cxa_guard_release.rela.literal.__cxa_guard_abort.text.data.bss.rela.text._ZL20signal_waiting_tasksv.rodata.__cxa_guard_acquire.str1.4.rela.text.__cxa_guard_acquire.rodata.__cxa_guard_release.str1.4.rela.text.__cxa_guard_release.rodata.__cxa_guard_abort.str1.4.rela.text.__cxa_guard_abort.text.__cxa_guard_dummy.rodata._ZZ17__cxa_guard_abortE19__PRETTY_FUNCTION__.rodata._ZZ19__cxa_guard_releaseE19__PRETTY_FUNCTION__.rodata._ZZL18wait_for_guard_objP7guard_tE19__PRETTY_FUNCTION__.rodata._ZZ19__cxa_guard_acquireE19__PRETTY_FUNCTION__.bss._ZL31s_static_init_max_waiting_count.bss._ZL27s_static_init_waiting_count.data._ZL15s_init_spinlock.bss._ZL22s_static_init_wait_sem.bss._ZL19s_static_init_mutex.rela.debug_frame.rela.eh_frame.rela.debug_info.debug_abbrev.rela.debug_loc.rela.debug_aranges.rela.debug_ranges.rela.debug_line.debug_str.comment.xtensa.info.rela.xt.lit.rela.xt.prop 4 @<00>l$7 I@hD@<00>l,7 k<00>0f@<00>m<00>7 <00><00>8<00>@<00>n<00>7 <00><00><00><00>&<00>@,oH7  <00>28Y<00>y@tol7 !2?IP<00>D@<00>r<00>7 c2<00>w<00>p<00><00>@xt<00>7 <00> <00>-<00>D/%t"e<00>.<00><00><00><00><00><00><00>(<00>K<00><00>F@(v87! ]XpX@`w<00>7# l<00><00>&g@<00>w<00>7% x<00>-T<00>4<00><00>@<00><>7( <00><00>6@<00>@<00><><00>7* <00>>7h<00>@4<><00>7, <00><00>7<00><00>@$<24>d7. <00>0<F<00><00>08c&<00>^c8<00><00>c <00>@<00><>073 <00>c<00><00>@<00><><00>75 Xf<00>81 8jkX<>

Reference in New Issue Copy Permalink