espressif/arduino-esp32
1
0
Fork 1
mirror of https://github.com/0xFEEDC0DE64/arduino-esp32.git synced 2025-12-22 14:52:44 +01:00
Code Issues Packages Projects Releases Wiki Activity
Files
f8b72db3c646e9038c2cb790de4a4e2d8bb7cb7d
arduino-esp32/tools/sdk/esp32s2/lib/libesp_timer.a

438 lines
134 KiB
Plaintext
Raw Normal View History

Initial Commit
2020-05-09 19:11:30 +03:00
!<arch>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
/ 1602427556 0 0 0 994 `
(<04><04><04><04><04><04><04><04><04><04><04><04><00><><00><><00><><00><><00><><00><><00><><00><><00><><00><><00><><00><>o<>o<>o<>o<>o<>o<>o<>o<>o<>o<>o<>o<>o<>o<>o<>o<>esp_timer_createesp_timer_start_onceesp_timer_start_periodicesp_timer_stopesp_timer_deleteesp_timer_initesp_timer_deinitesp_timer_dumpesp_timer_get_next_alarmesp_timer_get_timeesp_system_get_timeesp_system_get_time_resolutionets_timer_setfnos_timer_setfnets_timer_arm_usos_timer_arm_usets_timer_armos_timer_armets_timer_doneos_timer_doneets_timer_disarmos_timer_disarmets_timer_initets_timer_deinits_time_update_lockesp_timer_impl_lockesp_timer_private_lockesp_timer_impl_unlockesp_timer_private_unlockesp_timer_impl_get_counter_regesp_timer_impl_get_timeesp_timer_impl_set_alarmesp_timer_impl_update_apb_freqesp_timer_private_update_apb_freqesp_timer_impl_advanceesp_timer_private_advanceesp_timer_impl_initesp_timer_impl_deinitesp_timer_impl_get_min_period_usesp_timer_impl_get_alarm_reg// 56 `
Initial Commit
2020-05-09 19:11:30 +03:00
ets_timer_legacy.c.obj/
esp_timer_impl_systimer.c.obj/
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
esp_timer.c.obj/1602427553 501 20 100644 61960 `
ELF^@<40>4(ed<1E><><1E><><00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>6A<00><00><00><00><00><1D>6A<00><00><02> <0A><12> ̬<>b) <0A>r <00> <09><18>;<07><><18><08><><13>x<EFBFBD>b<EFBFBD>r) <09><><18>x<EFBFBD> <0A><00>hVy<56><79>b)h<><68><18>rǒ<05><00> <1D>6A<00><00><00><00><00><1D>6a<00>˱<><08><00>f
<EFBFBD>1f<05><00><1D>res == pdTRUE/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/esp_timer/src/esp_timer.c6aq  <0A>'¯<><C2AF> <0A><00>&<11><00><00><00><>[<5B><00><00><00><00><00>1]
( <0B><12><02>8 <0B>F&<00>9<02>$ <04>b<EFBFBD>r<EFBFBD>-<2D>}<7D>r<EFBFBD>B<EFBFBD> <0C>ǚ<11><02>1<EFBFBD><00><00>1(<03><00>"<22>2<EFBFBD>[ <20><><EFBFBD><EFBFBD>]<06>9]<04><><EFBFBD>U<EFBFBD>Y<12><02><00><00><00><00><00><02>XR(B<><00><00><05><00><00><00><00>(]
B<01>"<01>"<00><><02><><EFBFBD><EFBFBD><EFBFBD>W<><02><><EFBFBD>(<16><00><02><12><00><00><00><00><><EFBFBD>6AAH<04>ļX  P<><50><EFBFBD><EFBFBD>t<EFBFBD>(M0J<30>ܴ, <0B><00><00>z(YJ)Z<>-<04>"<22>"<22><02>"<22><1D>6Abq8c8<02>b<><03>3 V<><04><00>b'F<01><00><00><> G:m<03>UM
ZVIYAQI"Y2<59><02><00>m
<EFBFBD><00><00>b<>b<>-<1D>6A<16>a8<16><06><02>2<><03><> VH<06><00><00><00>W;<0F><>G: <09><00>M
] 8<06>C<EFBFBD><00>J: <16>3 Z<><5A><EFBFBD><EFBFBD>=<04>9<02>I"Y2<59><02><00>=
<EFBFBD><00>2<>F2<>-<1D>6A<00>ҁ<00><08>Ȉ<02><12><><03><> <20>8<EFBFBD><00><00>b<EFBFBD>(<28>r<EFBFBD>x<EFBFBD>r<EFBFBD><00><00> <09><02><12>"<22>2<EFBFBD><00> F<00><><02><00><>- <1D>6A<16><04><02><12><><03><> VH<04><00><00><00><00><08>B<EFBFBD><00><00>H<EFBFBD><00><00><00><00>2<EFBFBD><02><12>b<02><02><00><00><00> <00><>- <1D>esp_timer6aA"<22>8V#
!\L<><03><02><00><00><02>
<EFBFBD><00>Q<00>z<07><00><00>9<01>@<40> <20><><16><00>=
f4<><00><00>-
<EFBFBD>j<EFBFBD><00>QHX@J<>G:=P<><50>@<40> 0<><30><EFBFBD><00>F <00><04><> <02><00>)<04><05>F <02><00>)"<22><01><00>V<><56>F<EFBFBD><46><1D>6AA(<04><>1"<22>8<03>c<EFBFBD><00><00><04><00>!9<04>"<00><00>9-"<22><1D>timer@%p %12lld %12lld
6a<00><00>Q}(<05>" (b3V<33><56><EFBFBD><EFBFBD>:<3A>л0;<3B><>3B<><42><EFBFBD><EFBFBD><EFBFBD>JC<4A>3F2<><32>B<EFBFBD><42><EFBFBD><00>0<> <20><><01><00>=
J<05><00>(a]<03><00><00><07><03><00><00><03><00> <02>
<00><02><12>"<22>2<EFBFBD><02><04><05><01><11><06><00>(b<>U<EFBFBD>D<EFBFBD>V<EFBFBD><56><EFBFBD><EFBFBD><EFBFBD>"<22><1D>6A<00><00><00><00><08>h(8<18>!1<00><00><1D>6A<00>!<00>1<00><><EFBFBD><00>-
= <1D>6A<00>!<00>1<00><><EFBFBD><00>-
= <1D>6A <1D>timer_task<00><>?<3F> <00><><EFBFBD><EFBFBD>|  X   0<00>0I l <00> Q \ <00>0> <00>0&    <00>#^ q
<00> <00><07><06>+?^?<05>uRMjintj` O<19><07> <04><03>g<18><05> Q i% <03>jI<04><17><04>v  j
 <11><05> ,<0E>Br<0E>.e<17><06>0<06> J<06>0 ?@
Update IDF, tools and toolchains
2020-08-24 19:10:52 +03:00
<EFBFBD> <06> d <0C><06>j o<06><03><06>@t<06><1B> a w~<0E>
/<08> 51<13>_k2j <0C>
2 j <0C> 2j u2j_x3 <0B><04> <09>
<EFBFBD>v$7<08> <0C>9 j <0C>: j <0C>; j <0C> < j <0C>= j j> j h? j <0C>@ j uA j ?J<08> mK
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD> <0C>L <09><00>2N
Update IDF, tools and toolchains
2020-08-24 19:10:52 +03:00
<EFBFBD>!Q
update idf libs, disable WDT on S2, use malloc for PSRAM
2020-05-19 01:18:55 +03:00
<EFBFBD> |<00>
Update IDF, tools and toolchains
2020-08-24 19:10:52 +03:00
<EFBFBD><0E><00>U 5V <0C>Wj jX ! <0C> Y 8<00><04> 11
<EFBFBD>7<04> uf <0C>vf <0C>wj?h <07><08>_p<07>f_r<07>j_w<07>j <0C><07> K 2<07> K_bf<07>> <0C><07>j ;<07>Cl<14><00>tC5
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
xj5} <0B>}<14>z}<1E> <15>jk <07> <09><15> <07>j<15><07>jo<07> _mp<07> $<15>
Initial Commit
2020-05-09 19:11:30 +03:00
<07>
Update IDF, tools and toolchains
2020-08-24 19:10:52 +03:00
 ( <07>j,<15><07>j0<15><07> <09>4<07> 86<07>& <<15><07> <09>@<15><07> 7 D<15><07>H<15>
<07><12>L<15> <07>\<00>w<07> <0B><00>i<07>C <00>W
<07> <09><00><04><0E> h<07><08>_p<07>f_r<07>j_w<07>j <0C><07> K 2<07> K_bf<07>> <0C><07>j ;<07>C `<07>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
| <0C><07><1D>$ <0C><07><1D>( <07> , <0C><07> )0_ub<07>>4_up<07>f<_ur<07>j@ N<07>/D <0C><07>?G_lb<07>>H U<07>jP <0C><07>
Update IDF, tools and toolchains
2020-08-24 19:10:52 +03:00
<EFBFBD>T <07> pX <0C><07>d\ <0C> <07> jdj<00>C|<18>j<04>Q<04><04>j<00>C|<18>j<04><04><04><17>C|<18>j<04>j)C| ??
update idf libs, disable WDT on S2, use malloc for PSRAM
2020-05-19 01:18:55 +03:00
<EFBFBD> ?O
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD><06>I<14> #<08>5%<11><15> &j| ' <0B>\O<14>?<08>@<12>,A<12>BBR <15>E$% R<00>
<EFBFBD>bX?<15>[<13><15>\j\ ]<13>r ^? <04><14>Pb<08>e <09><15>fd<15>gd <15>hd<15>i<08>jj$<15>kd(Ild0<15>md8<15> nd@{odH <09><00>
Update IDF, tools and toolchains
2020-08-24 19:10:52 +03:00
<EFBFBD>d<04><04> C <04>7 j= , E<1B><07>"<22><1B> <07>"<22>
<07>"<22><1B>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
C<03>3<03>,^<03>0v58<13><03><<14> M<14>( g<0E>
Update IDF, tools and toolchains
2020-08-24 19:10:52 +03:00
BO <11> <1C> <0C><1B> |
Initial Commit
2020-05-09 19:11:30 +03:00
Update IDF, tools and toolchains
2020-08-24 19:10:52 +03:00
<EFBFBD><1C> <0C><0E> } <0C><0E> <1C> <0C><0E> <1C> <0C><0E> <1C> <0C><1B><1C> <0C><1B> <09>]
Initial Commit
2020-05-09 19:11:30 +03:00
update idf libs, disable WDT on S2, use malloc for PSRAM
2020-05-19 01:18:55 +03:00
<EFBFBD>M
Update IDF, tools and toolchains
2020-08-24 19:10:52 +03:00
E
update idf libs, disable WDT on S2, use malloc for PSRAM
2020-05-19 01:18:55 +03:00
<0C>]
Update IDF, tools and toolchains
2020-08-24 19:10:52 +03:00
F <0C>]
update idf libs, disable WDT on S2, use malloc for PSRAM
2020-05-19 01:18:55 +03:00
 <0C><1B>| <0C><1B> <09><00>
<EFBFBD><04>
Update IDF, tools and toolchains
2020-08-24 19:10:52 +03:00
' <0C><1B>
<1C> <0C><1B><1C> <0C>F! <0C>F<1C> <0C><1C>j <0C><1C><1C> <0C>F <0C>F<1C> <0C>F<1C> <0C>Y<1C> <0C>Y<1C> <0C><1C><1B> <1C> F [qs <0C><1C>= <0C><1C><1B> <0C><1C>I <0C><1C>6 <0C>F<1B> <0C>F8 <0C>F<1B> <0C>Fn <0C>FX <0C>F<1B> <0C>F<1B> <0C>F2 <0C>F+ <0C>F<1B> <0C>F <0C>F<1B> <0C>F<1B> <0C>F<1B> <0C>F~ <0C>Y<1B> <0C><1C><1B> <0C><1C>  <0C><1C><1B> <0C><1C><1B> <0C><1C><1B> <0C><1C><1B> <0C><1C>> <0C>F <0C>F<1B> <0C>F <09><00>
<EFBFBD><04> <1B> <0C><1B> <1B> <0C><1B> F#
<EFBFBD>  <0C>#  <0C># <09>R
update idf libs, disable WDT on S2, use malloc for PSRAM
2020-05-19 01:18:55 +03:00
<EFBFBD>
Update IDF, tools and toolchains
2020-08-24 19:10:52 +03:00
B <1B> <0C>R qt
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD>d <1B> <0C>t X <0C>q<1B> <0C>q<1B> <0C>F% <0C>F  <0C>F <0C>FL <0C>Fv <0C>F, <0C>F<1B> <0C>F <11>% <11><1B> <11><1B> (F<1B> )FH *FX +F<1B> ,F <09>{p& 0{<1B> 1{; 2{~ 3{<1B> 4{: 5{<1B> 6{<1B> 7{<1B> 8{E 9{D :{r ;{) <{<1B> ={  >{_ FF<1B> GFR I<1C><1B> J<1C> LF<1B> MF<1B> <0C>F<1B> <0C>F<1B> <0C>F <0C>F<1B>
<0C>F  <0C>F <0C>F<1B> <0C>Fl <0C>F<1B> <0C>Fw <0C>F<1B> <0C>F& <0C><1C>0 <0C><1C><1B> <0C>Fl <0C>FP <0C>FM <0C>F> <0C>F<1B> <0C>F<14> }<10>as  <0B> at <0C> <0B> <06> <0C><03><04> <09><00><04> <0C><1E><1B> 5F<1B> 6<1C><1B> 9F :<1C>t =FD ><1C><1B> AF<1B> B<1C><1B> EF F<1C> IFQ J<1C>Q MF<1B> N<1C><1B> QFA R<1C><04><1A>| <09><00>
Update IDF, tools and toolchains
2020-08-24 19:10:52 +03:00
<EFBFBD>'<04><1C><0E><1A><04>$"<1F><1F><1F><1F>Qd5.4; @| 
A<0E> }B<0E>  7argG | ENY/ ;<10><04>A<0E>wJ<03> O <09> <0C>P|argQ | <0C>R<1A> 9S<11> 1T<03><04> < 6 9=<11> >6 ?
F |@
update idf libs, disable WDT on S2, use malloc for PSRAM
2020-05-19 01:18:55 +03:00
F <09> F
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD>:A<03>M Yi^<1C>D%iE<15> I <09> "K<0E> <0C>L <0C> 'M <0C> aN<0E> YO<03><04> <09><00><04>|Q"<22><1C>R<15> % ! <0C>& <20> <0C> ' <20>  (<02><03>uj/v <20>|<13> <02> h  <02>!g<02>Q<14> i<08>zk E<15>l<08> |<00>
<EFBFBD>-n't%q<10>,
Update IDF, tools and toolchains
2020-08-24 19:10:52 +03:00
s9<15>t|u<17><06>v<03>!<13>'"<22><13> |"<13>9(T<13><10><13><08>u<13> <13><0F><
<13><0E>8<15><13> } D<15><13> |H<13>hL |<00>
update idf libs, disable WDT on S2, use malloc for PSRAM
2020-05-19 01:18:55 +03:00
<EFBFBD> <09><00>
<EFBFBD> 9<00>
Update IDF, tools and toolchains
2020-08-24 19:10:52 +03:00
<EFBFBD>c
<13>'<03>n|<03>X|<03>O<17><1C>  F8 1 
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD><1C>%<1C>C<11> CY<08>D|<08>E<12> N} N. PN}.#TAG]<14>`<08> =`.$<24>`-<2D>$<24>i<15>$N k<1A>$<24>o<16>$<24>sh%<25>%<14> <01>&i <13> <01>m'm" ()r"*<2A><13> &8<13> &<01><>+<2B> 
 <0A> ,it "ZX) <00>)$h&o<01> <0B> <00><01>E-<2D><01> Eqm,it<01>"<00><00>+"<01> <0C><00><00>+<2B> <01> <0C><00><00>+<2B><01> <0B>,pos<01> <0B>*&.K<00>!<21><01> <09>/qJH/ddb/Y~|0<>1~<00><00>2<>~"3Zu3[t3\v3]r) <00>)Bh4N<00>"3Z13[s)Y<00>)hh4r<00>"43Zs3[w2z<00>"3Zs<04> 5o<01> <01>6t<01>1"6dst<01>;<3B>7<01>H<>8cb<01> <0C><04><04>&<01> <0B> ><01><>(<01>
)<00>")"<00>")0<00>"&.q <0B> <00><01>,errs<0F> <00><00>9out<01><01>,ret<01> j<00><00>(t 4<00>"l3Zr3[s3\T4)<00>"<00>3Z@3[s3\r4J<00>"<00>3Z3[3\
3]s3^F3_t3qs4X<00>"<00>3Z)b#)<29>#)<29><00>")<29><00>":<3A>lF;<3B>` <01>h<arg`1|R=<3D>b j<02>\4#^3[<02>\)+#;<3B>W <00><01><>>argW|<00><00>?m0,resZ j.
- \ <09>@01%*$12hb1><00><00>AK0<00>1L<00><00>1Y<00><00>4v<00>"@3Zr4<>VT3Zr)<29>hB<>rp3Zu)<29><00>)<29>r")3<00>)9r")<29>8#)<29>h4D#<00>3[03\ <09>3]02-Q#3Z3[
[3\3] <09>
update idf libs, disable WDT on S2, use malloc for PSRAM
2020-05-19 01:18:55 +03:00
<EFBFBD>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<04>5<>$ h7<>$6<>8now* <0A> 8it+"C<>P"DC<44>D|8argE|;Z<01><>'"!/"<00><00>) ]#2i#3Z;b <01>'#"/1"<00><00>) ]#2u#3ZE!F87/6"F<><01><1C> VG/<01><"HY<01><1C> X<01><>I/<01><" Jit<01>"3-K&<01>"d\Lm<00>)T8# <09><00>
<EFBFBD> <04>M<><01> <0B> \<01>YI/<01>/"<00><00>Nm#H<01>2O#
h)1r")<00>4HVO3Zr)NhM <01><15> Q<01><>I/<01>7"<00><00>P<01>
Q8&<01> /I<00><00>)<00>)>hMt<01><15> <00><01><> I/<01>A"<00><00>I"<01>Q<EFBFBD> 'Jerr<01><0F> qoP<01>
Rm::<01>v (: :)Dr")!<00>)'<00>#)6<00>#4hV<00> 3Zr)phM_<01><15> l<01>z!I/<01>="<00><00>I<><01>M<EFBFBD> <00><00>Jerr<01><0F> <00><00>P<01>
Rm!!<01>S!(!!)-r")!<00>4RVp!3Zr)ZhMfv <0B> I<01><>!I<>
v;<3B>!S<>w0<77>!SK8"<00><00>Py
2)<00>"3Z13[ <04>"5T 3"6mux W"h53?"6muxX"Tm<01>r"()r"UGGL V<><00>
Initial Commit
2020-05-09 19:11:30 +03:00
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
Uaa ^U<><00>
<EFBFBD>UL L aU<><00>)V<<<14>V]]<15>WV<00>V<><00>{V<><00>Q U<><00>$ U  #
U;;4V2 2 <15> V<><00>GU] ] 4VMM<15> U<><00>)U<> <00> <02> UK K <02>U<><00><02>UV
update idf libs, disable WDT on S2, use malloc for PSRAM
2020-05-19 01:18:55 +03:00
% U$ > : ; 9 I&I$ > : ;9 I : ; 9  : ; 9 I I
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
!I/  : ; 9  : ; 9 I8   : ; 9  : ; 9 I8  I : ; 9  : ; 9 I8' : ;9  : ;9 I8  : ;9 I8 'II<'4: ;9 I?<4: ; 9 I?<!> I: ; 9 ( I8 ! : ;9 " : ;9 I#4: ; 9 I$4: ; 9 I%.?: ;9 'I@<18>B&.?: ;9 'I@<18>B'1R<01>B X YW (1R<01>B X YW )<29><>1*.?: ;9 'I +4: ;9 I<17>B,4: ;9 I<17>B-: ;9 I<17>B.1R<01>B UX YW /1<17>B0 U141<17>B2<><32>13<><33><18>B4<><34>15.: ;9 ' 6: ;9 I7: ;9 I84: ;9 I9
: ;9 :.: ;9 'I ;.: ;9 '@<18>B<: ;9 I=4: ;9 I>: ;9 I<17>B?4I4@1 A 1UB<><42><01>BC4: ;9 ID E.: ;9 'I F.: ; 9 'I G: ; 9 IH.: ; 9 'I@<18>BI: ; 9 I<17>BJ4: ; 9 I<17>BK4: ; 9 I<17>BL4I4M.?: ; 9 'I@<18>BN1R<01>B UX Y W O1R<01>B UX YW P1R<01>B X Y W Q1R<01>B X Y W R1R<01>B X Y W S: ; 9 IT.1@<18>BU.?<n: ; 9 V.?<n: ;9 W.?<n: ; 
Initial Commit
2020-05-09 19:11:30 +03:00
<00><08><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>R<>S<>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<00><08><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>&R<>S<>#XR<00>WR|R<><00>R<><00>R0<>&S6<0<><00><00>TP<00>SYbSb<00>U<00><00><00>+<00><00><00>U<00><00>R<00><00>ZZ<00>RLqS<><00>SR<00><00>R<>$Z-2Z>uU<>[<5B>~<00>U<>[<5B><04><00>U<>[<5B>@<00>R<><00>R<><00><00><00>R<00><00>R<00><00>U<00><00>VRVX<00>R<>Y?X?KY0<>XIXIKxh<78>ZRZ\<00>R<>OROQ<00>R<>>R<00>R<><00><00>R<>8T<>U<>8:<00><03>%<25>:tT<>U<>t<00>T<>U<>jtSjRjl<00>R<>:T<>U<>:]<00><03>%<25>]hT<>U<>hl<00><03>%<25>T]V-R-8<00>R<>8;R;><00>R<>>ARAD<00>R<>DGRGI<00>R<>)8ZDGZ<00>X <00>Il<00>Q\<00>><00>&<00>-<00>V<00>!#1##<00><00><00><00>X <00>Il<00>Q\<00>><00>&<00>5<01> /Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/esp_timer/src/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/freertos/xtensa/include/freertos/Users/ficeto/.espressif/tools/xtensa-esp32s2-elf/esp-2020r2-8.2.0/xtensa-esp32s2-elf/xtensa-esp32s2-elf/sys-include/machine/Users/ficeto/.espressif/tools/xtensa-esp32s2-elf/esp-2020r2-8.2.0/xtensa-esp32s2-elf/lib/gcc/xtensa-esp32s2-elf/8.2.0/include/Users/ficeto/.espressif/tools/xtensa-esp32s2-elf/esp-2020r2-8.2.0/xtensa-esp32s2-elf/xtensa-esp32s2-elf/sys-include/sys/Users/ficeto/.espressif/tools/xtensa-esp32s2-elf/esp-2020r2-8.2.0/xtensa-esp32s2-elf/xtensa-esp32s2-elf/sys-include/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/esp_common/include/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/xtensa/include/xtensa/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/xtensa/esp32s2/include/xtensa/config/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/esp_rom/include/esp32s2/rom/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/esp_timer/include/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/log/include/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/soc/include/soc/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/freertos/include/freertos/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/esp_system/include/esp_private/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/esp_timer/private_include/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/esp32s2/include/esp32s2/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/esp_timer/include/esp_privateesp_timer.cportmacro.h_default_types.hstddef.hlock.h_types.hreent.h_stdint.hstdlib.hstdio.hesp_err.hhal.hcore.h ets_sys.h
esp_timer.h esp_log.h soc_memory_layout.h spinlock.h FreeRTOS.htask.hqueue.hsemphr.hstartup_internal.hesp_timer_impl.hrtc.hesp_timer_private.hassert.h<built-in><03> 3h        <03>               u  |          y                   <03> 3l        <03>             <03> a            H                y                   
                  
      
       {     ^   $      
 <03>  <03>  <03>~     0  6             p     
 <03>    <03>   <03>~ <03> <03>~     <03>  <03>~  <03>     <03>|   
Initial Commit
2020-05-09 19:11:30 +03:00
 
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
   s     <03>    <03>   <03>~ <03> <03>         <03>  <03>~  <03>       <03>}     
   r     <03>    <03>   <03>~ <03> <03>    /                      G {     <03>    <03> <03>     <03> <03>~ <03> <03>}  <03>  <03>~  <03>    <03>}          u    <03>  x                      5                              x      <03> G   7   |             i   <03>     t    ~                     
     s  H    * 
V    ) z   <03>           |     <03> <03>~  <03>  }  }    
 <03> r  <03>~  <03>  }  }    
 <03>   Xthal_cp_id_XCHAL_CP5_IDENTXthal_all_extra_sizeesp_timer_create_args_tsize_tXthal_itlb_arf_ways__locale_t__value__sfXthal_all_extra_alignXthal_have_booleansowner_readtimer_removeXthal_excm_level_writeXthal_rev_noint32_t_asctime_buf_cvtlenXthal_have_exceptionsESP_TIMER_TASKXthal_instrom_vaddrsoc_memory_type_desc_tXthal_cp_id_XCHAL_CP6_IDENT__func____tm_wcsrtombs_state_nbuf__tm_secs_timersXthal_have_sextBaseType_t_l64a_bufneed_yieldprint_bufXthal_tram_syncucDummy6timer_task_lockXthal_have_fpesp_timer_deinittype_multXthal_have_clampsXthal_dataram_paddrXthal_num_ibreakesp_system_get_timeXthal_cpregs_restore_fnXthal_cp_id_XCHAL_CP7_IDENTXthal_have_ccountcallbackXthal_cp_numXthal_cpregs_save_nw_fnesp_timer_impl_init__wchXthal_xlmi_size__uint8_txSTATIC_LIST_fileresult_on_exit_argsXthal_dtlb_way_bitsiram_addressXthal_have_loopsXthal_icache_line_lockableXthal_num_instram_mbrlen_statelong inttimer_alarm_handler_result_k_size__builtin_memsetXthal_hw_configid0Xthal_hw_configid1pvDummy1Xthal_cp_names_localtime_bufXthal_dataram_vaddrtimer_insertesp_timer_createesp_timer_dispatch_t__tm_monXthal_dtlb_arf_ways_misc_reentXthal_dcache_sizes_timer_lockQueueHandle_tsigned charuint8_t__sf_fake_stdinaliased_iramXthal_intlevelperiod_usXthal_have_highlevel_interruptsXthal_xea_versionunsigned charXthal_itlb_wayssoc_memory_regionsxTaskCreatePinnedToCore_unspecified_locale_infoESP_LOG_WARN_reent_global_impure_ptrXthal_hw_release_minorTaskHandle_tXthal_have_tlbs_BoolXthal_cp_maxesp_timer_initXthal_release_minorcharmemsetvQueueDelete_fnsesp_timer_dumpXthal_num_writebuffer_entries_closeXthal_num_dbreakStaticList_tXthal_cpregs_save_fnSemaphoreHandle_t_frxt_setup_switchxQueueCreateCountingSemaphoreStaticXthal_mpu_bgmaptimer_stdinvTaskDeleteXthal_num_dataromtimer_list_unlockXthal_mmu_ringsstartup_stackESP_LOG_ERRORstreamXthal_datarom_paddrg_startup_fnXthal_dcache_setwidthXthal_datarom_sizeXthal_mmu_asid_kernelfirstuxDummy2capsmuxDummydst_sizeXthal_tram_enabledsys_startup_fn_tXthal_release_internal_cookie__sFILE_fake_wdsxDummy1_sig_funcXthal_icache_linesizeXthal_have_minmax_offset_cvtbuf__assert_funcXthal_have_speculationXthal_datarom_vaddrXthal_hw_release_majorspinlockXthal_tram_pendingXthal_mmu_min_pte_page_sizefree__uint64_t_p5slong unsigned intXthal_release_majorXthal_mmu_ring_bitsbuf_sizeXthal_icache_size__sFILE__sdidinit_flags2Xthal_instram_paddrXthal_cp_mask_XCHAL_CP0_IDENT_LOCK_RECURSIVE_Talarm__sf_fake_stderruxDummy1_errnouxDummy4Xthal_cpregs_size_signal_bufStaticQueue_t/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/esp_timer/src/esp_timer.c_Bigint_maxwdsargsXthal_have_cacheattr__cleanup_atexit0__intptr_tXthal_cp_mask_XCHAL_CP1_IDENTesp_timer_cb_tXthal_dtlb_wayss_timer_semaphore__uint32_t_emergency_lock_tXthal_instram_vaddrlong long intxPortInIsrContext_on_exit_args_ptrxSTATIC_MINI_LIST_ITEM_niobs__sglueXthal_hw_release_name_gamma_signgamesp_err_tXthal_have_xlt_cacheattrxQueueGiveFromISRXthal_cp_mask_XCHAL_CP2_IDENTtimer_list_lock_freelist_iobsXthal_intlevel_andbelow_mask_glue_signXthal_have_nmicountnext_alarmXthal_cp_id_XCHAL_CP4_IDENT__sf_fake_stdoutunsigned intXthal_debug_configuredintptr_tXthal_num_ccompareXthal_have_densityvPortExitCriticalesp_timer_impl_set_alarmXthal_have_interruptsXthal_cp_mask_XCHAL_CP3_IDENTXthal_dcache_ways_wcrtomb_stateXthal_build_unique_id__tm_mdayg_spiram_ok/Users/ficeto/Desktop/ESP32/ESP32S2/esp32-arduino-lib-builder/buildXthal_instrom_size_ubufvPortExitCriticalSafeXthal_num_aregs_stderrout_handle_wctomb_state_mbstate_rand_next_flagsXthal_num_instrom_atexitsoc_memory_region_count__countxthal_MPU_entryXthal_dcache_is_writebackXthal_cp_mask_XCHAL_CP4_IDENTesp_timer_get_next_alarmESP_LOG_VERBOSEcalloc__tm_wdayXthal_dataram_sizeesp_timer_deleteXthal_dcache_line_lockableXthal_num_coprocessors__tm_ydayX
Initial Commit
2020-05-09 19:11:30 +03:00
ABI=0
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
 L @(   L @(((" ")";="T"X((" (XX
"b"}~"<00>"<00><00>A"<00>"<00>
"<00> "<00>(888">>"DD"I(66'"]]"ce"h"l(00"M"TTst"z}"<00>"<00>(&&"CD"JJ"M"Q(SSU"X"\(qq"<00><00><00>
"<00>"<00><00>"<00><00>"<00><00>"<00>(779"<">(""66I"<00>'"<00><00>"<00>("&(((((((((<00><>!"#$ I$&*M3X&(@(*RKd *,-x H<00><00>-/<00>L13579:<00>TJ<>?ACEGHIJKLMNPRSUWY[   \]^`<00><00><00><00><00>!6D\aI/ryl1<00><00>3<00><00>Q5<00>\7<00><00><00>: 1I]q<00><00><00>><<00><00><00>?<00><00><00>&ACE)Gesp_timer.cs_timer_locktimer_list_locks_timerstimer_inserttimer_list_unlocks_timer_semaphoretimer_alarm_handler__func__$5294s_timer_tasks_timer_semaphore_memoryxPortInIsrContextvPortEnterCriticalesp_timer_impl_set_alarmvPortExitCriticalxQueueGiveFromISR_frxt_setup_switchxQueueGenericReceive__assert_funcesp_timer_impl_get_timefreeesp_timer_createcallocesp_timer_start_onceesp_timer_start_periodicesp_timer_impl_get_min_period_usesp_timer_stopesp_timer_deleteg_startup_timeesp_timer_initmemsetxQueueCreateCountingSemaphoreStaticxTaskCreatePinnedToCoreesp_timer_impl_initesp_rtc_get_time_usesp_timer_private_advancevTaskDeletevQueueDeleteesp_timer_deinitesp_timer_impl_deinitesp_timer_dumpfputssnprintfesp_timer_get_next_alarmesp_timer_get_timeesp_system_get_timeesp_system_get_time_resolution%FG)H%FI'JK'$ ) L$M(,N0O48 <@NDHH (Q( N (T TN (  (N (&' W Y$Z([,\0]4^8_<`()' b_`)  Q d O$e)  ( N
5
J  5 K666!6 96f6z<00><00><00><00>6<00>6<00>6  L-'6$' M-6(- 36,3 N@<00>GVJPM<00>PVS<00>\bi~p60p O<00><00><00><00><00>64<00> <00>68<00> <00>6<<00> <00>6@<00> N<00><00><00><00><00>X<00><00><00><00><00>X<00><00><00>6D<00> H<00>6H<00> 75G;GAG8
>>>#7# Q)D8@8C8Zh`h] eh8  $<'8' N16L8L T8T 9QXp<00>w<00>t }<00>9 !9! T':*0-:09 0 T<T>9> NHMb9b j9j :(:+:@MGMD
JM:   &8:8 ; ;#;&;1;4;PXUX; )1+;+ NB;B H;H <<)<1< 4<7<O<b<<00><00><00><00><00><00><00><00> <00><  Y#<$# Z.<00>D<(D [L<00>R<,R \Z<00>\<0\ ]lqz<4z ^<00><00><00><8<00> _<00><00><00><<<00> `<00><00>=
="=4<9<=  b= _*=* ` >3<[>|<00><00>b> 6<> < H>H QP<00>S>S `<00>b>b l>l dt> t O<00>>$<00> e<00><00> ? ???   ? @@ @!@  NAA A"A  N***!(*,,*049@*DD*H L Q X*\\*` d i p*tt*x|<00><00>*<00><00>*<00><00><00><00>*<00><00>*<00><00><00><00>*<00><00>*<00><00><00><00>*<00><00>*<00><00><00><00>*<00><00>*<00><00><00>** ** $)0*44*8<AH*LL*P T Y `*dd*h!l!q!x*||*<00>"<00>"<00>"<00>*<00><00>*<00>#<00>#<00>#, 111/!0(1/141B1N1U1_1w1<00>1<00>1<00>1<00>1<00>1<00>1<00>1<00>1<00>1<00>1<00>111$1J1W1e1q1<00>1<00>1<00>1<00>1<00>1<00>1<00>1111)161C1P1]1j1w1<00>1<00>1<00>1<00>1<00>1<00>1<00>1<00>111?1L1Y1m1<00>1<00>1<00>1<00>1<00>1<00>1111+191G1U1c11<00>1<00>1<00>1<00>1<00>1<00>1<00>1<00>1<00>1 11'151J1{1<00>1<00>1<00>1<00>1<00>1<00>1<00>1<00>1$111K1X1e1r11<00>1P1]1k1y1<00>1<00>1<00>1<00>1<00>1<00>1<00>111#111F1T1b1p1~1<00>1<00>1<00>1<00>1<00>1<00>1<00>1<00>1J 1W 1d 1q 1~ 1<00> 1<00> 1<00> 1<00> 1<00> 1<00> 1<00> 1<00> 1<00> 1
1
1
1*
16
1B
1c
1o
1{
1<00>
1<00>
1<00>
1<00>
1<00>
1<00>
1<00>
1<00>
1<00>
1 1 1 1, 18 1E 1R 1_ 1l 1y 1<00> 1<00> 1<00> 1<00> 1<00> 1<00> 1<00> 1<00> 1<00> 1<00> 1 1 1" 1/ 1< 1I 1V 1c 1p 1} 1<00> 1<00> 1<00> 1<00> 1<00> 1<00> 1<00> 1<00> 1 1) 16 1X 1z 1<00> 1<00> 1<00> 1<00> 1<00> 1<00> 1<00> 1<00> 1<00> 1<00> 1 11#101=1J1W1d1<00>1<00>1<00>1<00>1<00>1<00>1<00>1<00>1<00>1<00>1111*171D1Q1^1k1x1<00>1<00>1<00>1<00>1<00>1<00>1<00>1<00>1<00>1<00>111!1.1;1H1U1b1o1|1<00>1<00>1<00>1<00>1<00>1<00>111"1/1<1I1V1c1p1}1<00>1<00>1<00>1<00>1<00>1<00>11
1111#151B1O1o1}1<00>1<00>1<00>1<00>1<00>1<00>1111)1I1N1o1{1<00>1<00>1<00>1<00>1<00>1<00>1<00>111"1.1:1F1[1i1u1<00>1<00>1<00>1<00>1<00>1<00>1<00>1<00>1 11(161P1^1l1z1<00>1<00>1<00>1<00>1<00>1<00>11 1,1A1M1c1p1<00>1<00>1<00>1<00>)<00>1<00>(<00>1<00>'<00>1<00>&<00>1%1##1(",";"@"D"Q"V"c"n1|1<00> <00> <00>1<00>-<00>-<00>-<00>-<00> <00> <00>1<00><00><00>1<00>-<00>---1#-'-,18-<-A1M-Q-b-f-ot/<00>-<00>-<00>-<00>-<00>-<00>-<00>/<00>-<00>-<00><00><00><00> 5L1r1<00>1<00><00><00><00><00><00><00><00><00>1<00><00> --.-2-;@DMm<00><00><00><00><00> <00><00><00><00>11 ! ;1K _ i1qu<00>-<00>-<00>1<00>$<00>/<00>-<00>-<00><00>/<00>/<00>-<00>-<00>-<00>-<00>--
/--$-(--AU^qz<00><00><00><00><00><00><00><00>$<00> 11?1M1i1q u <00> <00> <00> <00>-<00>-<00> <00> <00>%<00>1<00><00><00><00><00><00>-<00>-<00>%1+191J1W1bfq1|-<00>-<00>-<00>-<00>1<00>-<00>-<00>1<00><00>1<00><00><00>1<00>-<00>- / /)3<PZ1eit1-<00>-<00><00><00><00><00><00><00>-<00>-<00><00><00>1<00><00><00>1<00>-<00>- 1 - - -$ -- 2 6 B G K :[ ` m w <00> <00> <00> <00> <00> 1<00> <00> <00> 1<00> -<00> -<00> 1<00> -<00> -<00> -!-
!!!!$!(!!8!=!J!T!]!q!{!1<00>!<00>!<00>!1<00>!-<00>!-<00>!1<00>!1<00>!-<00>!-<00>!<00>!<00>!"1$"1D"!H"!W"!\"!i"!s"1w"1"1<00>"1<00>"1<00>"1<00>"1<00>"1<00>"1<00>"1<00>"1<00>"1<00>"1<00>"1<00>"1<00>"1<00>"1<00>"1<00>"1<00>"1<00>"1<00>"1<00>"1<00>"1#1 #1#1#1#1##1,#10#19#1=#1E#1I#1R#1V#1^#1b#1j#1n#1v#1z#1<00>#1<00>#1    , 0 @ D Z ^ qu|<00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00>*.59JNU+dho+~<00><00><00><00><00><00><00><00><00><00><00><00><00>
*.:>JNhlsw~<00><00>)<00><00><00><00><00><00><00> <00> <00>%<00><00><00>% 37>BIMdhpt{<00><00><00><00><00><00><00><00><00><00><00><00><00>  '+7;GKW[qu<00><00><00><00><00><00><00><00><00><00><00><00><00><00>")-7;BFPT[_imtx<00><00><00><00>+  $ ( , 048<@DHLPTX\`dhlptx | <00>!<00>!<00>"<00>"<00>#<00>#  $048<HLPTX\hlpt<00><00><00><00><00><00><00><00><00> <00> <00> <00> <00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00>  ! !""##D<00><00>  
 v
<00> <00> )<00>'U<00>1 <00>!"<00>#Q[clsz <00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00>   ) )! )' /- /3 1; 6F 6P =W ?_ Be Bk Bq Bw B} D<00> F<00> I<00> K<00> K<00> N<00> T<00> T<00> V<00>  <00>  <00>  <00>  <00>  <00>  
 
 
 '
 -
 6
 >
 G
 P
 Y
 _
 h
 l
 <00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
$<00>
-<00>
-<00>
-<00>
-<00>
3<00>
3 9 < > >( @0 @8 C> GG VM XS XY X_ Xe Xk Xq ^z b<00> b<00> d<00> f<00> f<00> f<00> f<00> l<00> v<00> x<00> z<00> ~<00> ~<00> <00><00> <00><00> <00><00> <00><00> <00> <00> <00> <00> <00>( <00>1 <00>7 <00>= <00>F <00>O <00>U <00>^ <00>f <00>n <00>w <00>~ <00><00> <00><00> <00><00> <00><00> <00><00> <00><00> <00><00> <00><00> <00><00> <00><00> <00><00> <00> <00> <00>    
' 
3  ? H Q !Z !c )l )u +} +<00> -<00> /<00> /<00> 1<00> 1<00> 3<00> 3<00> 8<00> ;<00> ><00> A<00> D<00> G<00> <00> !*3A O[gpv!<00>!<00>!<00>!<00>!<00>!<00>'<00>'<00>:<00><<00>@<00>@<00>J<00>J<00>T<00>ZZ ]ehj5>GPYajs<00> <00><00><00><00><00><00>!<00>!<00>0<00>8<00>:<00>::: :):2>8>@TFTOXXXa\j\s`|`<00>j<00>p<00>p<00>t<00>}<00><00><00><00><00><00><00><00><00><00><00><00>  ' 3@LXblv<00><00><00><00><00>"<00>&<00>(<00>.<00>0<00>0<00>0<00>0<00>4<00>4<00>8<00>><00>>> DJMO3<ENU_go
x ~<00><00><00><00><00>!<00>#<00>#<00>#<00>#<00>#<00>#<00>+<00>+<00>19
==="@(H1N9NAUGXKZbhpx<00><00><00><00> <00><00><00><00>)<00>.<00>.<00>1<00>1<00>L<00>L<00>OO ZZ\%\+b3q:tC<00>L<00>U<00>]<00>f<00>o<00>w<00>~<00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00> )1:C
K
S \bho"w"<00>%<00>'<00>0<00>0<00>2<00>2<00>9<00><<00><00><00><00><00><00> <00> <00>+7AG&N6T<ZBcBlBuP~P<00>S<00>Y<00>Y<00>[<00>b<00>h<00>r<00>z<00>z<00>|<00><00><00><00><00><00><00><00><00><00><00><00><00><00><00> <00><00><00>#<00>'<00>> D J S \ e n w } <00> <00> <00> <00> $<00> $<00>!<00>!<00>!<00>!<00>!<00>!<00>! <00>! <00>!! !!("0"8"A"I"S"["c"k" s" |"<00>"<00>"<00>"<00>#<00>#<00>#2345 6(70889@:H;P<X=`>h?p@xA2 34$506<7H8T9`:l;x<<00>=<00>><00>?<00>@<00>A<00><00><00><00><00><00> ,8DP\ h t <00> <00> <00> <00> <00><00><00><00><00><00><00>(4@LXdp|<00><00><00><00><00><00><00><00><00><00> $0<HT`lx<00><00><00><00><00><00><00><00><00><00><00> ,8DP\ht<00><00><00><00><00><00><00><00><00><00><00>(4@LXdp|<00><00><00><00><00><00><00> <00> <00> <00>  !!$!0"<"H"T#`#l#x$<00>%<00>&<00>'<00>(<00>).symtab.strtab.shstrtab.rela.iram1.30.literal.rela.iram1.27.literal.rela.iram1.31.literal.rela.iram1.32.literal.rela.literal.timer_task.rela.literal.esp_timer_create.rela.iram1.24.literal.rela.iram1.25.literal.rela.iram1.26.literal.rela.literal.esp_timer_delete.rela.literal.esp_timer_init.rela.literal.esp_timer_deinit.rela.literal.esp_timer_dump.rela.iram1.34.literal.rela.iram1.35.literal.rela.iram1.36.literal.text.data.bss.rela.iram1.30.rela.iram1.27.rela.iram1.31.rela.iram1.32.rodata.timer_task.str1.4.rela.text.timer_task.rela.text.esp_timer_create.rela.iram1.24.rela.iram1.25.rela.iram1.26.rela.text.esp_timer_delete.rodata.esp_timer_init.str1.4.rela.text.esp_timer_init.rela.text.esp_timer_deinit.rodata.esp_timer_dump.str1.4.rela.text.esp_timer_dump.rela.iram1.34.rela.iram1.35.rela.iram1.36.iram1.37.rodata.__func__$5294.data.s_timer_lock.bss.s_timer_semaphore_memory.bss.s_timer_semaphore
<00><00><00><00>@`<60><00>b: <00><00>><00>@<10><00>b< <00>2<00>
<00><00>@<00><>8b? $<00>&@،lbA 3<00>.@D<>HbC B<00>=@<00><>HbE L<00>V<00> lT<00><00><00><00><00><00>@ԍbN <00><00> <00>#<00>@ܑ<00> bP <00>F-q
<00>2<00>@<00><><00>bS c8<00>@D<><00>bU .9()@<00><><00>bW A+:<00><@<00><>|bY M0<00>R<X0!l&aGl8sl<00>n@4<><00>b^ <00><00>l<00>{@<00><><00>b` <00>s<00>cF `zH<00><><00>/0 1602427552 501 20 100644 30896 `
ELF^@p4(65 XXPXPETSTimeresp_timer_create(&create_args, (esp_timer_handle_t*)&(ptimer->timer_arg))/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/esp_timer/src/ets_timer_legacy.c6aQ<00>WL<><4C><00><02><00>YXB셲<42>!<00>9IY!"a<03><00><00><><EFBFBD><00><00>L\<5C><00><1D>timer_initialized(ptimer)esp_timer_start_once(ESP_TIMER(ptimer), time_us)esp_timer_start_periodic(ESP_TIMER(ptimer), time_us)6A<00><00>"@@t<><10><00><00>Lˁ<00><00>B<EFBFBD><00><00>B<EFBFBD>ܔ<><04><00><00><><EFBFBD><00><00>L<><4C><00> <0A><00><00><><EFBFBD><00><00>\<1C><00><1D>6A<00><00>ң<><D2A3>S<EFBFBD>@@t<>3<EFBFBD><33><10><00><00>\<5C><><00><00>B<EFBFBD><00><00>B<EFBFBD><05><03>t<EFBFBD><00><00><><EFBFBD><00><00>\<5C><><00><00><00><00><><EFBFBD><00><00>\܁<00><1D>6A<00><00>"<01><> <0A>B<EFBFBD><00> <08>B<EFBFBD><1D>6A<00><00><12><><08>"<04><00><1D>6A<1D>6A<1D>ets_timer_armets_timer_arm_usets_timer_setfn <00><><EFBFBD><EFBFBD>| J0f l     kE  . Pint%I<02>B1N
B,Na<04>M% OBD ii<19><07> <04><03>%(  % <11>(<04>,<0E>^ r<0E><06>eB<05><08><05> <0C>f <05> a(
Initial Commit
2020-05-09 19:11:30 +03:00
B <05> L y <05>% o<05><05>u<05>((<05><1B> ysCsIf<0F>/<08> <0C>1<13>_k2% <0C>2 %
2% <0C>2%_x3 <0B><04> <00>
Bk$7~ <0C>9 % ]: % ?; % $ < % <0C>= % <0C>> % <0C> ? % ) @ % <0C>A % <11>J<08> <0C>K
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD> <0C> L <09><00>jN
Initial Commit
2020-05-09 19:11:30 +03:00
Q
 d<00>
B<0F> <00>U <0C>V <0C>W% OX  R Y 2<00><04> ++
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
B1~<0F>u` <0C>v` ;w%a<0F> <06><08>_p<06>`_r<06>%_w<06>% <0C> <06> m <0C><06> m_bf<06>8 <0C><06>% <0C><06>=f<14><00>t=Lx%<15>} <0B>}<14><15> }<1E> <15>% <06> m<15><06>%<15><06>%A<06><16> _mp<06><12>$<15><06>
Initial Commit
2020-05-09 19:11:30 +03:00
 (<15> <06>%,<15><06>%0<15><06> m4<15><06> 8<15><06> <<15><06> m@<15><06>  D<15> <06>H<15><06><12>Lk <06>D<00>w<06> <0B><00>;<06>+ <00>z<06> m<00><04><0F>h<06><08>_p<06>`_r<06>%_w<06>% <0C> <06> m <0C><06> m_bf<06>8 <0C><06>% <0C><06>= <0C><06>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
d <0C><06><1D>$ <0C><06><1D>( X <06> <0A>, r<06> 0_ub<06>84_up<06>`<_ur<06>%@ <0C> <06>D <0C><06>'G_lb<06>8H <<06>%P <0C><06>
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD>T <0C><06> XX <0C> <06>L\ <0C><06> %d%<00>=dm%<04>%<00>=d<18>%z<03><04><17><00>=d<18>%<04>%=d<04> a'
B a7
B1C
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
#}<15>%}d &%<15> ' <0B>D7<14> ?<08>B @<12><15>A<12>BN <15> E$<24> N<00>
B4X'<15>[<13>1\%t]<13><15> ^' <04><14>Pb<08><15>e mfL<15> gL <15> hL<15>i<08>fj%$kL(
Initial Commit
2020-05-09 19:11:30 +03:00
lL0vmL8<15>
nL@poLH s<00>
Bd<04><04> =<04><04><04> %%  -!<06>"<22>=
<06>"<22>-<06>"<22><1B>
=<04>,tt0<14>2<<14>r
M<14>Wgm<04> <1A> d <09><00>
B'<03> <1C> <09><1A> M <0E>  5
<15> 5
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
l q   q o ;
Initial Commit
2020-05-09 19:11:30 +03:00
S d<04> <04> a <03> <04>
e <1C> <0B>I dv
B<1C> <0B>f
 <0B>f
y <0B>f
<1C> <0B>f
Q <0B>IK <0B>I I<00>
B<03>
] <0B><1B>
<1C> <0B><1B>
 <0B>I| <0B>I <09>
B x <0B>  <0B>I_ <0B>h" <0B>hY <0B>I<1C> <0B>Ia <0B>h<1C> <0B>h<1C> <0B>h<1C> <0B>U <0B>U<1C> <0B>I I<1B> h[
[,<1B> <0B>I/ <0B>I<1B> <0B><1C>k <0B><1C><1B> <0B>h <0B>h<1B>
<0B>h<1B> <0B>h<1B> <0B>h <0B>h<1B> <0B>h<1B> <0B>h<1B> <0B>h<1B> <0B>h<1B> <0B>h<1B> <0B>h<1B> <0B>h8 <0B>h<1B> <0B>hT <0B>U <0B>IR <0B>Ie <0B>I# <0B>I<1B> <0B>Is <0B><1C> <0B><1C>} <0B>hs <0B>h<1B> <0B>h Ie
BU 2 <0B>e <1B> <0B>e h<00>
B<03> > <0B><1C> <1B> <0B><1C> I<00>
B
<03> F <0B><1B> ,<00>
B<03> ; <0B><12> <1B> <0B>,y <0B>,D <0B>h{
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<0B>hH <0B>h<1B> <0B>hm <0B>h<1B>
Initial Commit
2020-05-09 19:11:30 +03:00
<0B>hM <0B>h
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<0B>h: BQ B<1B> B<1B> (h )h<1B> *h} +h3 ,h I<00><03> 0<1C>& 1<1C>r 2<1C>0 3<1C><1B> 4<1C>! 5<1C> 6<1C><1B> 7<1C># 8<1C><1B> 9<1C><1B> :<1C><1B> ;<1C> <<1C> =<1C><1B> ><1C> Fh Gh<1B> II<1B>
JI<1B> Lh<1B> Mh<1B> <0B>hI <0B>hZ <0B>h<1B> <0B>h<1B> <0B>h<1B> <0B>h<1B> <0B>h6 <0B>h<1B> <0B>h<1B> <0B>h<1B> <0B>hb <0B>h<1B> <0B>IM <0B>I<1B> <0B>h<1B> <0B>hP <0B>h<1B> <0B>h <0B>h<1B> <0B>h<14>  }/as  q at <0B> q <06> <0B>/ <LA<1B> <0B>L<1B> 5h<1B> 6I 9h<1B> :I<1B> =h<1B> >I} Ah<1B>
Initial Commit
2020-05-09 19:11:30 +03:00
BI!
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
Eh<1B> FI Ihm JI> Mh<1B> NI( Qh<1B> RI<04> 5:@s<04> ;<10> B Af<04> JQ  O <09> V PEarg Q d <0C> Rf x S<11> 1 Tr<03> < <09> x=<11> L><0E> 1?
Initial Commit
2020-05-09 19:11:30 +03:00
 <0C>@
 q 
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
B'A<03> "2':D%2E= I <09> QK<0E> <0C> L 1 <0C>M 1 <0C>N<0E> <04>OO<03> <09><00><03><1C>Q"<22> R= <20> w!<21>r"<22> j<01>#dj+R$A
%<25>a%&da">Ul<01>o#dU(R'cU9q #<23>UGT(<28>W} '%)Z*8<00>(<28>[ N
A?$>+Q',[X,\[,],^-Q6(<28>] N
VT$W3+j',[X,\],],^P.(?e,ZX,[X,\,]$0 z
B o%gJ<01>&dJ+&<26>J<q &<26>JJ)Z<00>/<2F>0<>O N
10<31>Q N
z<00>
B<03>%<25> 6W&d6 &<26>66;
&<26>6Gd)Zg10<31>>'<27>10<31>E N
zg
BW2
1<01>&d133<>J<01><>4oi5S5T6<54>*p4<00><00>4<00><00>4<00><00>7*8:*9;<02>P:G;H<00><00>.5KA,Z<02>P,[<05>R#+H',[X,\E,],^ +W,Zr,[0,\D3<>f<01><>5<>R5<52>S5<53>T<<3C> 94<>4<>(&4<>=;= :<3A> ;<3B>RP$6+I',[X,\O,],^-I<00>;<3B>ge$Q3+d',[X,\Q,],^P. ?<00>,ZX,[L,\,]$(3 <01>5R8  4|z$b><3E><01>?-- <0A> ?<3F><00> <0A> ?<3F>
Initial Commit
2020-05-09 19:11:30 +03:00
<00>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
P?<3F><00> <0A> ?<3F><00>)?<3F><00>  @HA?<3F> <00> <0A> % U$ > &I: ; 9 I$ > : ;9 I : ; 9  : ; 9 I I
!I/  : ; 9  : ; 9 I8   I : ; 9  : ; 9 I8  : ; 9  : ; 9 I8' : ;9  : ;9 I8  : ;9 I8 'II<'4: ;9 I?<4: ; 9 I?<!> I: ; 9 ( .?: ; 9 '!.?: ; 9 ' ".?: ; 9 '@<18>B#: ; 9 I$<24><>1%.?: ; 9 ' &: ; 9 I': ; 9 I<17>B(4: ; 9 I<17>B)4I4* U+<2B><>1,<2C><><18>B- .<2E><>1/ 04: ; 9 I1 2.: ; 9 'I 3.1@<18>B41<17>B516 17 8 1941: 1U;41<17>B< 1U= U>.1@<18>B?.?<n: ; 9 @.?<n: ; Sl<00>S<>lU<>S<>>PZWiZ$R$4{p<>4J<00>R<>HTHS$R$4{p<>4H<00>R<>5GZ.I0<>.IS.IR6HZQcZ RDJfl!$&/H(,.I068QJfl4&<01> /Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/esp_timer/src/Users/ficeto/.espressif/tools/xtensa-esp32s2-elf/esp-2020r2-8.2.0/xtensa-esp32s2-elf/lib/gcc/xtensa-esp32s2-elf/8.2.0/include/Users/ficeto/.espressif/tools/xtensa-esp32s2-elf/esp-2020r2-8.2.0/xtensa-esp32s2-elf/xtensa-esp32s2-elf/sys-include/machine/Users/ficeto/.espressif/tools/xtensa-esp32s2-elf/esp-2020r2-8.2.0/xtensa-esp32s2-elf/xtensa-esp32s2-elf/sys-include/sys/Users/ficeto/.espressif/tools/xtensa-esp32s2-elf/esp-2020r2-8.2.0/xtensa-esp32s2-elf/xtensa-esp32s2-elf/sys-include/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/esp_rom/include/esp32s2/rom/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/esp_common/include/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/xtensa/include/xtensa/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/xtensa/esp32s2/include/xtensa/config/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/esp_timer/include/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/soc/include/socets_timer_legacy.cstddef.h_default_types.hlock.h_types.hreent.h_stdint.hstdlib.hets_sys.hesp_err.hhal.hcore.h esp_timer.h
soc_memory_layout.h assert.h<built-in>6  {     )      'y   'y         <03>  g                       <03>       [ %                    <03>  P 0       )    <03>  G 9     <03>  Xthal_cp_id_XCHAL_CP5_IDENTXthal_all_extra_sizeesp_timer_create_args_tsize_tXthal_itlb_arf_ways__locale_t__value__sfXthal_all_extra_alignXthal_have_booleans_readXthal_excm_level_writeXthal_rev_noint32_t_asctime_buf_cvtlenXthal_have_exceptionsESP_TIMER_TASKXthal_instrom_vaddrsoc_memory_type_desc_tXthal_cp_id_XCHAL_CP6_IDENT__func__time_ms__tm_wcsrtombs_state_nbuf__tm_secXthal_have_sext_l64a_bufXthal_tram_sync_lockXthal_have_fptype_multXthal_have_clampsXthal_dataram_paddrXthal_num_ibreakXthal_cpregs_restore_fnXthal_cp_id_XCHAL_CP7_IDENTXthal_have_ccountcallbackXthal_cp_numtimer_expireXthal_cpregs_save_nw_fn__wchXthal_xlmi_size_file_on_exit_argsXthal_dtlb_way_bitsiram_addressXthal_have_loopsXthal_icache_line_lockableXthal_num_instram_mbrlen_statelong int_result_k_size__builtin_memsetXthal_hw_configid0Xthal_hw_configid1Xthal_cp_names_localtime_bufXthal_dataram_vaddrpfunctionesp_timer_createesp_timer_dispatch_t__tm_monXthal_dtlb_arf_ways_misc_reentXthal_dcache_sizesigned char__sf_fake_stdinaliased_iramXthal_intlevelXthal_have_highlevel_interruptsXthal_xea_versionunsigned charXthal_itlb_wayssoc_memory_regions_unspecified_locale_info_reent_global_impure_ptrXthal_hw_release_minorXthal_have_tlbstimer_initialized_BoolXthal_cp_maxXthal_release_minorcharmemset_fnsXthal_num_writebuffer_entries_closeXthal_num_dbreakXthal_cpregs_save_fnXthal_mpu_bgmap_stdinXthal_num_dataromXthal_mmu_ringsstartup_stacktime_usXthal_datarom_paddrXthal_dcache_setwidth_ETSTIMER_Xthal_datarom_sizeXthal_mmu_asid_kernelcapsXthal_tram_enabledptimerXthal_release_internal_cookie__sFILE_fake_wds_sig_funcXthal_icache_linesizeXthal_have_minmax_offset_cvtbufrepeat_flag__assert_funcXthal_have_speculationXthal_datarom_vaddrXthal_hw_release_majorXthal_tram_pendingXthal_mmu_min_pte_page_size__uint64_t_p5slong unsigned intXthal_release_majorXthal_mmu_ring_bits__err_rcXthal_icache_size__sFILE__sdidinit_flags2Xthal_instram_paddrXthal_cp_mask_XCHAL_CP0_IDENT_LOCK_RECURSIVE_T__sf_fake_stderrets_timer_arm_errnotimer_argXthal_cpregs_sizetimer_func_signal_buf_Bigintcreate_args_maxwdsXthal_have_cacheattr__cleanup_atexit0__intptr_tXthal_cp_mask_XCHAL_CP1_IDENTesp_timer_cb_tXthal_dtlb_ways__uint32_t_emergency_lock_tXthal_instram_vaddrlong long int_on_exit_args_ptr_niobs__sglueXthal_hw_release_name_gamma_signgamesp_err_tXthal_have_xlt_cacheattrXthal_cp_mask_XCHAL_CP2_IDENT_freelist_iobsXthal_intlevel_andbelow_mask_glue_signXthal_have_nmiXthal_cp_id_XCHAL_CP4_IDENT__sf_fake_stdoutunsigned intXthal_debug_configuredintptr_tXthal_num_ccompareXthal_have_densityXthal_have_interrupts_esp_error_check_failedXthal_cp_mask_XCHAL_CP3_IDENTXthal_dcache_ways_wcrtomb_stateXthal_build_unique_id__tm_mday/Users/ficeto/Desktop/ESP32/ESP32S2/esp32-arduino-lib-builder/buildXthal_instrom_size_ubufets_timer_deinitXthal_num_aregs_stderr_wctomb_state_mbstate_rand_next_flagstimer_nextXthal_num_instrom_atexitsoc_memory_region_count/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/esp_timer/src/ets_timer_legacy.c__countxthal_MPU_entryXthal_dcache_is_writebackXthal_cp_mask_XCHAL_CP4_
Initial Commit
2020-05-09 19:11:30 +03:00
ABI=0
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
00 00(0"J(  F"f(((D"l(("(((((<00><>   "0!#$&(*, -./1>JNUf~J<00>f<00><00><00><00><00>f<00>ll#4BScrets_timer_legacy.c__func__$5162__func__$5168__func__$5177ets_timer_setfnmemsetesp_timer_create_esp_error_check_failedos_timer_setfnets_timer_arm_us__assert_funcesp_timer_stopesp_timer_start_onceesp_timer_start_periodicos_timer_arm_usets_timer_armos_timer_armets_timer_doneesp_timer_deleteos_timer_doneets_timer_disarmos_timer_disarmets_timer_initets_timer_deinit &'( +, -$((.,( +, -$((.,(3,!7: = &H// '5HBB ( 8;> SVY   +"" ,, I0 0 -6 dC$C (K(K .Q d^,^ ( @CF Y\_  ("" +** ,6 Q8 8 -> jK$K (Q(Q .W jd,d (   3   ,!(,,0 4 9 @DDH L Q X\\` d i pttx|<00><00><00><00><00><00><00><00><00><00><00><00><00> !2EQ]dpu<00><00><00><00><00><00><00><00><00><00><00> 2?MYiv<00><00><00><00><00><00><00> #0=JWdq<00><00><00><00><00><00><00>

'
B
O
[
w
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
 % 1 = I U a m y <00> <00> <00> <00> <00> <00> <00> <00> <00> <00>    + 8 E R _ l y <00> <00> <00> <00> <00> <00> <00> <00> <00> <00>   " / < I k x <00> <00> <00> <00> <00> ,9FS`mz<00><00><00><00><00><00><00><00><00> &3@MZgt<00><00><00><00><00><00><00><00><00><00>*7DQ^kx<00><00><00><00><00><00><00><00><00><00>0R_ly<00><00><00><00><00><00><00><00><00><00>"/AF`g|<00><00><00><00><00><00><00>8DYfs<00><00><00><00><00><00><00><00><00><00><00> &- 1 <JUY^lw{<00><00><00><00><00><00><00> <00> <00><00><00><00> <00> Q<00><00><00>  '07 HW`f <00><00><00><00><00><00><00><00><00> ,6<Im~<00><00><00><00><00><00><00><00><00><00><00><00><00><00><00> %BO^gq<00> <00> <00><00><00><00><00><00><00><00><00><00><00>  (1: > IKOT ] jy<00><00> <00><00><00><00> <00> <00> <00> <00> <00><00><00>   (,48@DLPX\cg    ' + A E V Z osz~<00><00><00><00><00><00><00><00><00><00><00><00><00>  ( , = A R V g k | <00> 
ELF^Л4(NML0B?<40B?<3F><><EFBFBD>D0B?40B?<3F><><EFBFBD>D0B?26A<00> J<> <00> <09><> <20> <00> <09><00><02>(<00><1D>6A<00><00><00><1D>6A<00><00><00><1D>6A<00><><00><00>-
Initial Commit
2020-05-09 19:11:30 +03:00
= <1D>6A<00><><00><00>-
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
= <1D>6A<00><00>A<00><04><00><00><02> *<2A><00><00><00><00><04><00><1D>6A <20> <20><00><1D>6A<00><00>A<00><04><00><00><02>
<EFBFBD><00><00><00><00><04><00><1D>esp_timer_systimerE (%d) %s: esp_intr_alloc failed (%#x)
Initial Commit
2020-05-09 19:11:30 +03:00
E (%d) %s: esp_intr_enable failed (%#x)
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
6A1A<00><00><00> L<>"d<00><00>-
<EFBFBD><EFBFBD><EFBFBD><00><00>
<EFBFBD><00><00><02><00><00><00><00><00><00><00> *<2A><00> *<2A><00><00><03><00>-
j<04><00><00>
<EFBFBD><00><00><02><00><00><00><00> <00>
<EFBFBD><00><><10> <00>
<EFBFBD> <00> |<7C><><EFBFBD><10><03> <00> <09><00> 9<1D>6A!<00><02><00><00><00><00> <00>
<EFBFBD><00><><10> <00>
<EFBFBD> <00> |<7C><><EFBFBD><10><02> <00>i<00><00> <08>!<00><1D>6A!1<1D>6A<00><00>1<00><03><00> *<2A><00>] M
<EFBFBD><00><00><03><00>-=<1D><><EFBFBD>?<3F> <00><><EFBFBD><EFBFBD>| "     0  0 <00> G   4 >7 <0C>p)<08>,<05><07>?<04>MWintW<04>Ooog<18><05><04> i<19>}Q<04>W*,KP0c<04>8{<04><<14>6M<14>1<06>o<03><04> W<04> <11><05><04>,<04>reo<08>b /<08> 3 <09><08>b
Update IDF, tools and toolchains
2020-08-24 19:10:52 +03:00
,r o <08> <09> i<08>W z<08>@<04><08>r4<08><07> % <19>
 /  1_k 2W  2 W 5 2W <0A> 2W_x 3 !<04>
<EFBFBD>1 o<0E>$ 7<08> <0A> 9 W <0A> : W <0A> ; W <0A> < W <0A> = W <0A> > W <0A> ? W f @ W q A W x J<08> G K
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD> <0A> L <09><00>^ N
Update IDF, tools and toolchains
2020-08-24 19:10:52 +03:00
<EFBFBD><12> Q
Initial Commit
2020-05-09 19:11:30 +03:00
<EFBFBD>
Update IDF, tools and toolchains
2020-08-24 19:10:52 +03:00
<EFBFBD>  o5<00> UK  VK <0A> WW x X Q H Y h<00> 
aa og<04>p u<08> <0A> v<11> <0A> wW,s <09>_p <09><12>_r <09>W_w <09>W <0A> <09> 8 Z <09> 8_bf <09>n <0A> <09>W ! <09>s<03><14><00> ts<15> xWA
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
} <0B><15> }<14><15> }<1E> <15> W<15> <09> <09>= <09>WS <09>W <09>3 _mp <09>9 $> <09>
Update IDF, tools and toolchains
2020-08-24 19:10:52 +03:00
J (<15> <09>W,? <09>W00 <09> <09>4<15> <09>P 8A <09>V <2 <09> <09>@<15> <09> g D5 <09>KHH <09> L<15> <09><10><00><15> <09> <0B><00><15> <09>s <00><15> <09> <09><00>5h <09><08>_p <09><12>_r <09>W_w <09>W <0A> <09> 8 Z <09> 8_bf <09>n <0A> <09>W ! <09>s 4 <09>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD> <0A> <09><1D>$  <09>( <0A> <09> ?, <0A> <09> Y0_ub <09>n4_up <09><12><_ur <09>W@ \ <09>_D <0A> <09>oG_lb <09>nH  <09>WP ( <09>
Update IDF, tools and toolchains
2020-08-24 19:10:52 +03:00
T <0A> <09> <0C>X <0A> <09><0E>\ H <09> WdW<00>s<18><18>W<04>s <03><04>Ws<18>W<04><04>'?s<18>'W!WYs<18>E
Initial Commit
2020-05-09 19:11:30 +03:00
,o o
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
, oJ y/ #<08> %<11>i &W  ' <0B><04><14> ? @= AS B? <15> E$<24>
?( o<14> Xo<15> [<15> \W<15> ] ^o <14>P b <15> e <09><15> f<0E><15> g<0E> <15> h<0E><15> i <15> jW$<15> k<0E>(  l<0E>0 m<0E>8<15> n<0E>@<15> o<0E>H
Update IDF, tools and toolchains
2020-08-24 19:10:52 +03:00
<EFBFBD>. oc. (J s? <04>1g Wm \ uR <09>"<1B> <09>"<1B> <09>"<1B>
s;
g<0E><04> <11> <0C>v
<EFBFBD><00> o<1C> <0C><0E> <1C> <0C><0E>  <0C><0E> ~ <0C><0E> - <0C>v<1C> <0C>v
Initial Commit
2020-05-09 19:11:30 +03:00
v9
o)
Update IDF, tools and toolchains
2020-08-24 19:10:52 +03:00
<1C> <0C>9
 <0C>9
Initial Commit
2020-05-09 19:11:30 +03:00
 <0C>v<1C> <0C>v
~
on
 <0C>~
Update IDF, tools and toolchains
2020-08-24 19:10:52 +03:00
O <0C>v
 <0C>3 <0C>3<1C> <0C>vx <0C>v<1C> <0C>3<1C> <0C>3Y <0C>3<1C> <0C>F<1C> <0C>F# <0C>v<1B> v<1B> 3 [^<1B> <0C>v_ <0C>v<1B> <0C> <0C><1B> <0C>3| <0C>3R <0C>3<1B> <0C>39 <0C>3 <0C>3<1B> <0C>3<1B> <0C>3C <0C>3! <0C>3<1B> <0C>3<1B> <0C>38 <0C>3m <0C>3<1B> <0C>3} <0C>F<1B> <0C>v<1B> <0C>v  <0C>vt <0C>v<1B> <0C>v<1B> <0C><1B> <0C>F <0C>3! <0C>3 <0C>3
v<00> o<03> <1B> <0C><1B>  <0C><1B>
3<00> o<03> <1B> <0C><1C> w <0C><1C>
Initial Commit
2020-05-09 19:11:30 +03:00
v. o
Update IDF, tools and toolchains
2020-08-24 19:10:52 +03:00
 <1B> <0C>.
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
^P o@ <1B> <0C>P i <0C>^<1B> <0C>^<1B> <0C>3? <0C>3<1B> <0C>3G <0C>3<1B> <0C>3<1B> <0C>3<1B> <0C>3W <0C>3<1B> o<1B> o| o<1B> (3<1B> )3a
*3} +3p ,3
vWLr 0W<1B> 1WI 2W<1B> 3WP 4W<1B> 5W` 6W 7W<1B> 8WP 9WU :W ;W<1B> <W<1B> =W5 >Wp F3r G3Z Iv<1B> Jvf L3 M3<1B> <0C>3<1B> <0C>3<1B> <0C>3<1B> <0C>3 <0C>3<1B> <0C>3 <0C>3<1B> <0C>3<1B>
Update IDF, tools and toolchains
2020-08-24 19:10:52 +03:00
<0C>3<1B> <0C>3l <0C>3> <0C>3 <0C>v<1B> <0C>vE <0C>3<1B> <0C>38 <0C>3<1B> <0C>3<1B> <0C>3<1B> <0C>3q }<10>as  <0B>at <0C> <0B>q <0C>q<03>
<EFBFBD><00><03>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<0C><1E><1B> 53d 6v<1B> 93\ :v<1B> =3<1B> >vY A3<1B> Bv<1B> E3<1B> Fv I3<1B> Jv<1B> M3<1B> Nv<1B> Q3| Rv<04><1A><18>/[<10>p^#<23>p<04>a<1D><04>
Update IDF, tools and toolchains
2020-08-24 19:10:52 +03:00
<00> o'<03>u<0F><1A>o$-<1F><1F>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<1F>=<1F><1F>o<|<1F> < E`<1F> +<1F><1F><1F>  ]
Update IDF, tools and toolchains
2020-08-24 19:10:52 +03:00
<1F>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
  <1F><1F> 6<1F><1F><1F> s
Update IDF, tools and toolchains
2020-08-24 19:10:52 +03:00
1<1F><1F><1F><1F>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<1F>w<1F><1F><1F>  ! "<1F>#E$ %g& '<1F> (<1F>)<1F>*<1F> +<1F>,<1F>-.J /<1F>0<1F>1<1F>2 3<1F>4<1F>5 6<1F>7 8H
91 :<1F> ;<1F><<1F>=H ><1F>?(@dA;BQCDD5E<1F>F<1F>G<1F>H:I<1F>J<1F> K<1F>L<1F>M\NO O'P<1F>QzR S<1F>
Update IDF, tools and toolchains
2020-08-24 19:10:52 +03:00
TfU<1F>V<1F>W"
X`Y<1F>Zl[<1F>\ ](^<1F>_ < <09> A= <0A> ><0E> ?
<EFBFBD> <0A>
Initial Commit
2020-05-09 19:11:30 +03:00
@
<EFBFBD>
<EFBFBD><00> o <04>A|<03>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD><00><03><1C> D%<25><1C>E<15> I H 5K<0E> xL <0C> 8M <0C> <0A>N<0E> 3 O
Initial Commit
2020-05-09 19:11:30 +03:00
H
Update IDF, tools and toolchains
2020-08-24 19:10:52 +03:00
TdYQ"d=R<15> % <09> <0A>& <20> <0A>' <20>(<02> <03> <09> <0A> <03><10>'<03><03>o.<0E><1F> o9
<1F>,<1F>oC%J<1F> TAG&!/ )<16>!<21>.<17>"51<0E>#5<01>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
<EFBFBD>4<01>%$val<01><0E>%?<01><05>&M' [(g)Zs%
<01>&+64'&[(.s)Zs()Z2* <01><14> <01>+a<01>G<01><>,8<01>t&PN,<2C>$ P<01><05>&<26>fd'<00>'<<00>#zb <0B> <00><01>(-d b.<2E>~z$erre<0F> <00><00>.<2E><01><01>.n},}<01>'&<00><00>,<2C><00>"<01>J&<26><00><00>/<00>y)ZI)[
)\)]0)^s'(<00>/8<00><00>)Z)\)]r'B<00>'H<00>/R<00><00>)Z2)[r/Z<00><00>)Z2'b<00>'m<00>/}<00>)Z<)\)]r'<27><00>+<2B>[0<01><>0<>
[%<25>R<>S<>%?]<05>&M<00><00>' [(g)Zt%
_<05>&+<00><00>'&[(.s)Zt( )Z0+T V<01>0O V8<56>R( )Zr1<>N"<01>n2argN-<2D>R%<25>Qa&<26>3 )Zr+wG0<01>'0rG2<47>R<>S<>%?I<05>&M,*' [(g)Zt%
K&+FD'&[(.s)Zt( )Z2#XB<13><01>Q( ))Z0#<23> =<14><01>{( 5)Z0+<2B>8<01><>( s)Z+U3<01><>( g)Z4<02>3<03>5<><02>X<EFBFBD>4<>y35<>yZ<79>4X^35<>^V<>6b 397mux W9<04>6L3[7muxX98<03> 8<><00><03>8ee<03>8bb/
9<EFBFBD><00> 8  <0E> 8II<0E> 8  \
8ZZ8<><00>8%%H8==98<><00>49<><00> 8C8>8<><00>*8<><00>%
8
Initial Commit
2020-05-09 19:11:30 +03:00
% U$ > &I: ; 9 I$ >  : ;9 I : ; 9  : ; 9 I
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
I !I/  : ; 9  : ; 9 I8  : ; 9  : ; 9 I8  I : ; 9  : ; 9 I8' : ;9  : ;9 I8  : ;9 I8 'II<'4: ;9 I?<4: ; 9 I?<!> I: ; 9 ( 4: ; 9 I!4: ; 9 I"4: ; 9 I?#.?: ; 9 'I@<18>B$4: ; 9 I<17>B%1R<01>B X Y W &1<17>B'<27><>1(<28><>1)<29><><18>B*.?: ; 9 'I@<18>B+.?: ; 9 '@<18>B,1R<01>B UX Y W -: ; 9 I<17>B.
: ; 9 /<2F><>10: ; 9 I1.: ; 9 '@<18>B2: ; 9 I3<><33>4.: ; 9 ' 5: ; 9 I6.: ;9 ' 7: ;9 I8.?<n: ; 9 9.?<n: ;9 4T<>U<><00> .<00>$2<>$62<> R <00><00>R<> <00>R}<00>2<><00><00>2<><00> .<00>2<><00> .<00>t"00<00>G 4}<00><00><00><00><00><00><00><00><00>$$.06"00<00>G 4<00> <00><01> /Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/esp_timer/src/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/soc/src/esp32s2/include/hal/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/freertos/xtensa/include/freertos/Users/ficeto/.espressif/tools/xtensa-esp32s2-elf/esp-2020r2-8.2.0/xtensa-esp32s2-elf/xtensa-esp32s2-elf/sys-include/machine/Users/ficeto/.espressif/tools/xtensa-esp32s2-elf/esp-2020r2-8.2.0/xtensa-esp32s2-elf/xtensa-esp32s2-elf/sys-include/sys/Users/ficeto/.espressif/tools/xtensa-esp32s2-elf/esp-2020r2-8.2.0/xtensa-esp32s2-elf/lib/gcc/xtensa-esp32s2-elf/8.2.0/include/Users/ficeto/.espressif/tools/xtensa-esp32s2-elf/esp-2020r2-8.2.0/xtensa-esp32s2-elf/xtensa-esp32s2-elf/sys-include/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/esp_common/include/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/xtensa/include/xtensa/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/xtensa/esp32s2/include/xtensa/config/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/esp32s2/include/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/esp_rom/include/esp32s2/rom/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/log/include/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/soc/soc/esp32s2/include/soc/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/soc/include/soc/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/soc/include/hal/Users/ficeto/Desktop/ESP32/ESP32S2/esp-idf-public/components/esp_rom/includeesp_timer_impl_systimer.csystimer_ll.hportmacro.h_default_types.h_stdint.hstddef.hlock.h_types.hreent.hstdlib.hesp_err.hhal.h core.h
esp_intr_alloc.h ets_sys.h esp_log.h periph_defs.hsoc_memory_layout.hspinlock.hsystimer_types.hsystimer_hal.hesp_rom_sys.h<03>  32   N    3   8   =     <03>     <03>  3<03>      <03>~  3<03>      <03>~  <03>    <03>  3<03>      <03>~  3<03>      <03>~  <03>                  
   
       3^   e  " 3w  
x        <03>  3R   e  . 3k  
l         <03>   <03> 3<03>      <03>   3<03>      <03>   Xthal_cp_id_XCHAL_CP5_IDENTXthal_all_extra_sizesize_tXthal_itlb_arf_waysvPortEnterCriticalSafe__locale_terr_intr_en__value__sfXthal_all_extra_alignXthal_have_booleansowner_readsystimer_hal_enable_counteresp_timer_impl_advanceETS_SPI4_INTR_SOURCEXthal_excm_level_writeXthal_rev_noint32_t_asctime_buf_cvtlenXthal_have_exceptionsETS_RWBLE_NMI_SOURCEXthal_instrom_vaddrsoc_memory_type_desc_tXthal_cp_id_XCHAL_CP6_IDENT__tm_wcsrtombs_state_nbuf__tm_secXthal_have_sextalarm_id_l64a_bufETS_SLC1_INTR_SOURCEETS_EFUSE_INTR_SOURCESYSTIMER_ALARM_1systimer_hal_select_alarm_modeETS_PMS_PRO_AHB_ILG_INTR_SOURCEXthal_tram_sync_lockSYSTIMER_ALARM_2Xthal_have_fpETS_LEDC_INTR_SOURCEETS_GPIO_NMI_SOURCEETS_RMT_INTR_SOURCESYSTIMER_ALARM_0ETS_CACHE_IA_INTR_SOURCEsystimer_hal_on_apb_freq_updatetype_multXthal_have_clampsXthal_dataram_paddrXthal_num_ibreakesp_timer_impl_initETS_TIMER2_INTR_SOURCEXthal_cpregs_restore_fnXthal_cp_id_XCHAL_CP7_IDENTETS_ICACHE_PRELOAD_INTR_SOURCEXthal_have_ccountXthal_cp_numXthal_cpregs_save_nw_fn__wchXthal_xlmi_sizeETS_I2S1_INTR_SOURCE_fileETS_APB_ADC_INTR_SOURCE_on_exit_argstimer_alarm_isrETS_UHCI1_INTR_SOURCEETS_RWBLE_INTR_SOURCEXthal_dtlb_way_bitsiram_addressETS_BT_BB_NMI_SOURCEsystimer_ll_disable_alarm_intsystimer_hal_counter_value_advanceXthal_have_loopsSYSTIMER_ALARM_MODE_ONESHOTXthal_icache_line_lockableXthal_num_instram_mbrlen_statelong intETS_SYSTIMER_TARGET0_EDGE_INTR_SOURCE_result_k_sizeesp_timer_impl_unlockXthal_hw_configid0Xthal_hw_configid1Xthal_cp_namesETS_BT_BB_INTR_SOURCE_localtime_bufXthal_dataram_vaddrETS_TG0_LACT_EDGE_INTR_SOURCE__tm_monXthal_dtlb_arf_waysETS_FROM_CPU_INTR3_SOURCEETS_MAX_INTR_SOURCE_misc_reentETS_PMS_PRO_DPORT_ILG_INTR_SOURCEXthal_dcache_sizeETS_DCACHE_SYNC_INTR_SOURCEsigned charesp_timer_impl_get_alarm_reg__sf_fake_stdinsystimer_hal_get_alarm_valuealiased_iramXthal_intlevelXthal_have_highlevel_interruptsETS_I2C_EXT1_INTR_SOURCEXthal_xea_versionunsigned charXthal_itlb_wayssoc_memory_regionsETS_TG1_LACT_LEVEL_INTR_SOURCEETS_TG0_T1_LEVEL_INTR_SOURCE_unspecified_locale_infoETS_CPU_PERI_ERROR_INTR_SOURCEESP_LOG_WARN_reent_global_impure_ptrETS_RTC_CORE_INTR_SOURCEXthal_hw_release_minorXthal_have_tlbssystimer_hal_get_time_BoolXthal_cp_maxETS_UART2_INTR_SOURCEETS_SPI3_DMA_INTR_SOURCEETS_TWAI_INTR_SOURCEXthal_release_minorchar_fnsXthal_num_writebuffer_entries_closeETS_TG0_T0_LEVEL_INTR_SOURCEXthal_num_dbreakETS_SDIO_HOST_INTR_SOURCEXthal_cpregs_save_fnSYSTIMER_COUNTER_0Xthal_mpu_bgmapETS_DCACHE_PRELOAD_INTR_SOURCE_stdinETS_SPI2_DMA_INTR_SOURCEXthal_num_dataromETS_TG1_T1_LEVEL_INTR_SOURCEXthal_mmu_ringsETS_DMA_COPY_INTR_SOURCEstartup_stackESP_LOG_ERRORETS_GPIO_NMI_SOURCE2time_usETS_SLC0_INTR_SOURCEXthal_datarom_paddrETS_AES_INTR_SOURCEs_timer_interrupt_handleETS_TG0_T0_EDGE_INTR_SOURCEalarm_handlerXthal_dcache_setwidthXthal_datarom_sizeETS_PWM2_INTR_SOURCEXthal_mmu_asid_kernelcapsETS_TG1_T0_LEVEL_INTR_SOURCEXthal_tram_enabledETS_PMS_PRO_IRAM0_ILG_INTR_SOURCEXthal_release_internal_cookieETS_WIFI_MAC_NMI_SOURCEesp_timer_impl_update_apb_freq__sFILE_fakeETS_WIFI_MAC_INTR_SOURCE_wdsETS_WDT_INTR_SOURCE_sig_funcXthal_icache_linesizeesp_timer_impl_get_counter_regXthal_have_minmaxETS_SPI_MEM_REJECT_CACHE_INTR_SOURCE_offset_cvtbufXthal_have_speculationapb_ticks_per_usXthal_datarom_vaddrXthal_hw_release_majorspinlockXthal_tram_pendingXthal_mmu_min_pte_page_size__uint64_t_p5slong unsigned intXthal_release_majorXthal_mmu_ring_bitsETS_UART0_INTR_SOURCEXthal_icache_size__sFILE__sdidinit_flags2Xthal_instram_paddrXthal_cp_mask_XCHAL_CP0_IDENTs_alarm_handlerSYSTIMER_ALARM_MODE_PERIOD_LOCK_RECURSIVE_T__sf_fake_stderr_errnoXthal_cpregs_sizeETS_SPI1
Initial Commit
2020-05-09 19:11:30 +03:00
ABI=0
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
TT(""(((((00((00(;;<r"<00>"<00>(GG(  (44(((<00><>5+"!#%')+,;6.0245679;<>@BD   EFGIT4g{<00><00><00><00><00>!$#<R0%k}<00>'<00><00>'<00>0)50)O<00>,cr<00><00><00><00><00><00>G.2C 0d42<00>esp_timer_impl_systimer.cs_alarm_handlertimer_alarm_isrs_timer_interrupt_handles_time_update_lockesp_timer_impl_lockvPortEnterCriticalesp_timer_private_lockesp_timer_impl_unlockvPortExitCriticalesp_timer_private_unlockesp_timer_impl_get_counter_regsystimer_hal_get_counter_valueesp_timer_impl_get_timesystimer_hal_get_timeesp_timer_impl_set_alarmxPortInIsrContextsystimer_hal_set_alarm_valueesp_timer_impl_update_apb_freqsystimer_hal_on_apb_freq_updateesp_timer_private_update_apb_freqesp_timer_impl_advancesystimer_hal_counter_value_advanceesp_timer_private_advanceesp_timer_impl_initesp_intr_allocesp_log_timestampesp_rom_printfsystimer_hal_enable_countersystimer_hal_initsystimer_hal_select_alarm_modesystimer_hal_enable_alarm_intesp_intr_enableesp_intr_freeesp_timer_impl_deinitesp_intr_disableesp_timer_impl_get_min_period_usesp_timer_impl_get_alarm_regsystimer_hal_get_alarm_value02058:0<2 =<5?0<2 B<5(E,F0G4H8I<J@KDLHFLGPMOM0<2 R<5  !! 2"" 5# 8$ : %% <% 2%  = % <(%( 5& ? '' <' 2'  B ' <('( 5(( ( ( *(-(8<00>o(r
Initial Commit
2020-05-09 19:11:30 +03:00
d
i
pttx | <00> <00><00><00><00> <00> <00> <00><00><00><00> <00> <00> <00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00>  $) !(/;BLdr|<00><00><00><00><00><00><00><00><00><00><00> (4JV|<00><00><00><00><00><00><00><00><00>2?LYfs<00><00><00><00><00><00><00><00><00>
$1>o|<00><00><00><00><00>#1?M[iw<00><00><00><00><00><00><00><00>-;IWez<00><00><00><00><00><00> Ta{<00><00><00><00><00><00><00><00><00><00><00><00><00><00>
)7ESav<00><00><00><00><00><00><00><00><00>  / z <00> <00> <00> <00> <00> <00> <00> <00> <00> 


?
K
W
c
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
  ! . ; H U b o | <00> <00> <00> <00> <00> <00> <00> <00> <00> <00>   % 2 ? L Y f s <00> <00> <00> <00> <00> <00> <00>   4 V c p } <00> <00> <00> <00> <00> <00> <00> <00> <00> <00>  &3@]jw<00><00><00><00><00><00><00><00><00><00> -:GTan{<00><00><00><00><00><00><00><00><00><00>
$1>KXer<00><00><00><00><00><00><00> %2?LYfs<00><00><00><00><00><00><00> !'<BHNTZ`flrx~<00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00> &,28>DJPV\bhntz<00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00>
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
"(.4:@FLRX^djpv<00><00><00><00><00><00><00><00>!.;Ijv<00><00><00><00><00><00><00><00>2?DQVc0hsw<00><00><00><00><00><00><00><00><00><00><00><00> <00><00><00>&15<CGV[koy~<00><00><00><00><00><00><00><00><00><00><00><00><00><00><00> ",1AEKiz<00><00><00><00><00><00><00><00><00><00>
)04?V[_osx<00><00><00><00> <00><00><00><00><00><00><00> <00> <00> "?DHX\bov z <00><00> <00> <00> <00><00><00> <00> <00> <00> <00> <00><00><00>   (3 7 B R]
a
l
|<00> <00> <00> <00>0<00><00><00><00><00>0<00><00><00><00>@\`hltx<00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00>
"*.6: '06:A0PTfj~<00><00><00><00><00><00><00><00><00><00><00><00>0<00>0, 0 70F J Q0  $ (
Initial Commit
2020-05-09 19:11:30 +03:00
,
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
0 4 8 < @ D HLPTX\`dhl  $(,8<@DPTX\`dptx|<00> <00> <00>
<00>
<00> <00> <00> <00> <00> <00> <00><00><00><00><00><00><00><00><00><00><00><00> =
h <00> (  T <00> <00> B f <00><00><00><00><00><00><00><00><00>   & / 3 I
Update IDF, tools and toolchains
2020-08-24 19:10:52 +03:00
R
Z
^
Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
u ~ <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00>       &  .  .4  =  F  J  ` i t | <00> <00> <00>  <00> <00> <00>  <00>  <00>  <00>  <00> &<00> .<00> .<00> <00> 



 !
*
3
<
 I
 S
"]
"g
"o
8u
<{
B<00>
H<00>
R<00>
Z<00>
Z<00>
d<00>
d<00>
g<00>
g<00>
g<00>
}<00>
}<00>
}<00>
} <00> <00> <00>- <00>9 <00>F <00>R <00>\ <00>i <00>o <00>x <00><00> <00><00> <00><00> <00><00> <00> <00> <00> <00> <00> <00> <00> $<00> $<00> $<00> $<00> . 0 6 6 <# <, @4 @8 EO X \ s ~ <00> <00> <00> <00>  <00> <00> <00> <00>  <00>  <00>  <00>  <00> &<00> .<00> .<00> . !"# $(%0&8'@(H)P*X+ !"$#0$<%H&T'`(l)x*<00>+<00><00><00><00><00><00><00> <00> <00> <00>
Initial Commit
2020-05-09 19:11:30 +03:00


Try with speed optimization as opposed to debug. Coremark 240 -> 430
2020-10-11 19:51:11 +03:00
 , 8 D P \ h t <00> <00><00><00><00><00><00><00><00><00><00>(4@LXdp|.symtab.strtab.shstrtab.rela.iram1.25.literal.rela.literal.esp_timer_impl_lock.rela.literal.esp_timer_impl_unlock.rela.iram1.22.literal.rela.iram1.23.literal.rela.iram1.24.literal.rela.iram1.26.literal.rela.literal.esp_timer_impl_advance.rela.literal.esp_timer_impl_init.rela.literal.esp_timer_impl_deinit.iram1.27.literal.rela.literal.esp_timer_impl_get_alarm_reg.text.data.bss.rela.iram1.25.rela.text.esp_timer_impl_lock.rela.text.esp_timer_impl_unlock.rela.iram1.22.rela.iram1.23.rela.iram1.24.rela.iram1.26.rela.text.esp_timer_impl_advance.rodata.esp_timer_impl_init.str1.4.rela.text.esp_timer_impl_init.rela.text.esp_timer_impl_deinit.rela.iram1.27.rela.text.esp_timer_impl_get_alarm_reg.data.s_time_update_lock.bss.s_alarm_handler.bss.s_timer_interrupt_handle.rela.debug_frame.rela.debug_info.debug_abbrev.rela.debug_loc.rela.debug_aranges.rela.debug_ranges.rela.debug_line.debug_str.comment.xtensa.info.rela.xt.lit.rela.xt.prop 4@pb K 7<2@|bK YDT@<00>bK }Lx@<00>b K <00>P<00>@<00>b K  <00>T<00>@<00>bHK  <00>l<00>@ c K  <00>p<00>@cHK <00><00>T<00>@`c<00>K <00>@,d0K ?<00>VQ@\dHK |<00><00><00>"<00>@<00>dK <00><<00>@<00>d$K <00>L<00>@<00>d$K <00>\<00>@eK! <00>p<00>@eK# <00><00>0<00>@4e<00>K% <00> @<00>eK' <00>0@<00>e<00>K) :2<00>eb\<00>]@Tf<00>K, <00> G|@hlK. <00>T <00>@phK0 <00>`4<00>@<00>h<00>K2 <00><00><00><00><00>%<00>0 @ i<00>K7 7<00>B2@<00>k<00>K9 C"pV~%^Q@<00><><00>K< f<00>&xa@`<60>,K> zT'<00>u@<00><>K@ <00>,( <00>@<00><>DKB <00>0/5+!
Reference in New Issue Copy Permalink