mirror of
				https://github.com/espressif/esp-idf.git
				synced 2025-11-04 09:01:40 +01:00 
			
		
		
		
	
		
			
	
	
		
			27 lines
		
	
	
		
			850 B
		
	
	
	
		
			C
		
	
	
	
	
	
		
		
			
		
	
	
			27 lines
		
	
	
		
			850 B
		
	
	
	
		
			C
		
	
	
	
	
	
| 
								 | 
							
								/*
							 | 
						||
| 
								 | 
							
								 * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
							 | 
						||
| 
								 | 
							
								 *
							 | 
						||
| 
								 | 
							
								 * SPDX-License-Identifier: Apache-2.0
							 | 
						||
| 
								 | 
							
								 */
							 | 
						||
| 
								 | 
							
								#include <stdlib.h>
							 | 
						||
| 
								 | 
							
								#include <stdint.h>
							 | 
						||
| 
								 | 
							
								#include "sdkconfig.h"
							 | 
						||
| 
								 | 
							
								#include "soc/ext_mem_defs.h"
							 | 
						||
| 
								 | 
							
								#include "../ext_mem_layout.h"
							 | 
						||
| 
								 | 
							
								#include "hal/mmu_types.h"
							 | 
						||
| 
								 | 
							
								
							 | 
						||
| 
								 | 
							
								/**
							 | 
						||
| 
								 | 
							
								 * The start addresses in this list should always be sorted from low to high, as MMU driver will need to
							 | 
						||
| 
								 | 
							
								 * coalesce adjacent regions
							 | 
						||
| 
								 | 
							
								 */
							 | 
						||
| 
								 | 
							
								const mmu_mem_region_t g_mmu_mem_regions[SOC_MMU_LINEAR_ADDRESS_REGION_NUM] = {
							 | 
						||
| 
								 | 
							
								    [0] = {
							 | 
						||
| 
								 | 
							
								        .start = SOC_MMU_IRAM0_LINEAR_ADDRESS_LOW,
							 | 
						||
| 
								 | 
							
								        .end = SOC_MMU_IRAM0_LINEAR_ADDRESS_HIGH,
							 | 
						||
| 
								 | 
							
								        .size = BUS_SIZE(SOC_MMU_IRAM0_LINEAR),
							 | 
						||
| 
								 | 
							
								        .bus_id = CACHE_BUS_IBUS0 | CACHE_BUS_DBUS0,
							 | 
						||
| 
								 | 
							
								        .targets = MMU_TARGET_FLASH0,
							 | 
						||
| 
								 | 
							
								        .caps = MMU_MEM_CAP_EXEC | MMU_MEM_CAP_READ | MMU_MEM_CAP_32BIT | MMU_MEM_CAP_8BIT,
							 | 
						||
| 
								 | 
							
								    },
							 | 
						||
| 
								 | 
							
								};
							 |