mirror of
https://github.com/espressif/esp-idf.git
synced 2025-10-30 22:51:41 +01:00
72 lines
2.7 KiB
C
72 lines
2.7 KiB
C
|
// Copyright 2020 Espressif Systems (Shanghai) PTE LTD
|
||
|
|
//
|
||
|
|
// Licensed under the Apache License, Version 2.0 (the "License");
|
||
|
|
// you may not use this file except in compliance with the License.
|
||
|
|
// You may obtain a copy of the License at
|
||
|
|
//
|
||
|
|
// http://www.apache.org/licenses/LICENSE-2.0
|
||
|
|
//
|
||
|
|
// Unless required by applicable law or agreed to in writing, software
|
||
|
|
// distributed under the License is distributed on an "AS IS" BASIS,
|
||
|
|
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||
|
|
// See the License for the specific language governing permissions and
|
||
|
|
// limitations under the License.
|
||
|
|
|
||
|
|
#include "soc/spi_periph.h"
|
||
|
|
#include "stddef.h"
|
||
|
|
|
||
|
|
/*
|
||
|
|
Bunch of constants for every SPI peripheral: GPIO signals, irqs, hw addr of registers etc
|
||
|
|
*/
|
||
|
|
const spi_signal_conn_t spi_periph_signal[SOC_SPI_PERIPH_NUM] = {
|
||
|
|
{
|
||
|
|
.spiclk_out = SPICLK_OUT_MUX_IDX,
|
||
|
|
.spiclk_in = 0,/* SPI clock is not an input signal*/
|
||
|
|
.spid_out = SPID_OUT_IDX,
|
||
|
|
.spiq_out = SPIQ_OUT_IDX,
|
||
|
|
.spiwp_out = SPIWP_OUT_IDX,
|
||
|
|
.spihd_out = SPIHD_OUT_IDX,
|
||
|
|
.spid_in = SPID_IN_IDX,
|
||
|
|
.spiq_in = SPIQ_IN_IDX,
|
||
|
|
.spiwp_in = SPIWP_IN_IDX,
|
||
|
|
.spihd_in = SPIHD_IN_IDX,
|
||
|
|
.spics_out = {SPICS0_OUT_IDX, SPICS1_OUT_IDX},/* SPI0/1 do not have CS2 now */
|
||
|
|
.spics_in = 0,/* SPI cs is not an input signal*/
|
||
|
|
.spiclk_iomux_pin = SPI_IOMUX_PIN_NUM_CLK,
|
||
|
|
.spid_iomux_pin = SPI_IOMUX_PIN_NUM_MOSI,
|
||
|
|
.spiq_iomux_pin = SPI_IOMUX_PIN_NUM_MISO,
|
||
|
|
.spiwp_iomux_pin = SPI_IOMUX_PIN_NUM_WP,
|
||
|
|
.spihd_iomux_pin = SPI_IOMUX_PIN_NUM_HD,
|
||
|
|
.spics0_iomux_pin = SPI_IOMUX_PIN_NUM_CS,
|
||
|
|
.irq = ETS_SPI1_INTR_SOURCE,
|
||
|
|
.irq_dma = -1,
|
||
|
|
.module = PERIPH_SPI_MODULE,
|
||
|
|
.hw = (spi_dev_t *) &SPIMEM1,
|
||
|
|
.func = SPI_FUNC_NUM,
|
||
|
|
}, {
|
||
|
|
.spiclk_out = FSPICLK_OUT_IDX,
|
||
|
|
.spiclk_in = FSPICLK_IN_IDX,
|
||
|
|
.spid_out = FSPID_OUT_IDX,
|
||
|
|
.spiq_out = FSPIQ_OUT_IDX,
|
||
|
|
.spiwp_out = FSPIWP_OUT_IDX,
|
||
|
|
.spihd_out = FSPIHD_OUT_IDX,
|
||
|
|
.spid_in = FSPID_IN_IDX,
|
||
|
|
.spiq_in = FSPIQ_IN_IDX,
|
||
|
|
.spiwp_in = FSPIWP_IN_IDX,
|
||
|
|
.spihd_in = FSPIHD_IN_IDX,
|
||
|
|
.spics_out = {FSPICS0_OUT_IDX, FSPICS1_OUT_IDX, FSPICS2_OUT_IDX},
|
||
|
|
.spics_in = FSPICS0_IN_IDX,
|
||
|
|
.spiclk_iomux_pin = FSPI_IOMUX_PIN_NUM_CLK,
|
||
|
|
.spid_iomux_pin = FSPI_IOMUX_PIN_NUM_MOSI,
|
||
|
|
.spiq_iomux_pin = FSPI_IOMUX_PIN_NUM_MISO,
|
||
|
|
.spiwp_iomux_pin = FSPI_IOMUX_PIN_NUM_WP,
|
||
|
|
.spihd_iomux_pin = FSPI_IOMUX_PIN_NUM_HD,
|
||
|
|
.spics0_iomux_pin = FSPI_IOMUX_PIN_NUM_CS,
|
||
|
|
.irq = ETS_SPI2_INTR_SOURCE,
|
||
|
|
.irq_dma = SOC_GDMA_SPI2_INTR_SOURCE,
|
||
|
|
.module = PERIPH_SPI2_MODULE,
|
||
|
|
.hw = &GPSPI2,
|
||
|
|
.func = FSPI_FUNC_NUM,
|
||
|
|
}
|
||
|
|
};
|