2021-02-11 00:02:21 +08:00
|
|
|
.. code-block:: none
|
|
|
|
|
|
2024-06-07 13:44:23 +02:00
|
|
|
idf.py efuse-summary
|
2021-02-11 00:02:21 +08:00
|
|
|
|
2024-06-07 13:44:23 +02:00
|
|
|
Executing action: efuse-summary
|
|
|
|
|
(...)
|
2024-01-19 14:40:33 +08:00
|
|
|
|
2023-05-18 17:17:04 +08:00
|
|
|
EFUSE_NAME (Block) Description = [Meaningful Value] [Readable/Writeable] (Hex Value)
|
2021-02-11 00:02:21 +08:00
|
|
|
----------------------------------------------------------------------------------------
|
|
|
|
|
Calibration fuses:
|
2023-05-18 17:17:04 +08:00
|
|
|
K_RTC_LDO (BLOCK1) BLOCK1 K_RTC_LDO = 12 R/W (0b0000011)
|
|
|
|
|
K_DIG_LDO (BLOCK1) BLOCK1 K_DIG_LDO = -28 R/W (0b1000111)
|
|
|
|
|
V_RTC_DBIAS20 (BLOCK1) BLOCK1 voltage of rtc dbias20 = 20 R/W (0x05)
|
|
|
|
|
V_DIG_DBIAS20 (BLOCK1) BLOCK1 voltage of digital dbias20 = -44 R/W (0x8b)
|
|
|
|
|
DIG_DBIAS_HVT (BLOCK1) BLOCK1 digital dbias when hvt = -36 R/W (0b11001)
|
|
|
|
|
ADC2_CAL_VOL_ATTEN3 (BLOCK1) ADC2 calibration voltage at atten3 = -24 R/W (0b100110)
|
|
|
|
|
TEMP_CALIB (BLOCK2) Temperature calibration data = -10.9 R/W (0b101101101)
|
|
|
|
|
OCODE (BLOCK2) ADC OCode = 88 R/W (0x58)
|
|
|
|
|
ADC1_INIT_CODE_ATTEN0 (BLOCK2) ADC1 init code at atten0 = 432 R/W (0x6c)
|
|
|
|
|
ADC1_INIT_CODE_ATTEN1 (BLOCK2) ADC1 init code at atten1 = -16 R/W (0b100100)
|
|
|
|
|
ADC1_INIT_CODE_ATTEN2 (BLOCK2) ADC1 init code at atten2 = 88 R/W (0b010110)
|
|
|
|
|
ADC1_INIT_CODE_ATTEN3 (BLOCK2) ADC1 init code at atten3 = 0 R/W (0b100000)
|
|
|
|
|
ADC2_INIT_CODE_ATTEN0 (BLOCK2) ADC2 init code at atten0 = -72 R/W (0x92)
|
|
|
|
|
ADC2_INIT_CODE_ATTEN1 (BLOCK2) ADC2 init code at atten1 = -16 R/W (0b100100)
|
|
|
|
|
ADC2_INIT_CODE_ATTEN2 (BLOCK2) ADC2 init code at atten2 = 48 R/W (0b001100)
|
|
|
|
|
ADC2_INIT_CODE_ATTEN3 (BLOCK2) ADC2 init code at atten3 = 112 R/W (0b011100)
|
|
|
|
|
ADC1_CAL_VOL_ATTEN0 (BLOCK2) ADC1 calibration voltage at atten0 = 412 R/W (0x67)
|
|
|
|
|
ADC1_CAL_VOL_ATTEN1 (BLOCK2) ADC1 calibration voltage at atten1 = 392 R/W (0x62)
|
|
|
|
|
ADC1_CAL_VOL_ATTEN2 (BLOCK2) ADC1 calibration voltage at atten2 = 356 R/W (0x59)
|
|
|
|
|
ADC1_CAL_VOL_ATTEN3 (BLOCK2) ADC1 calibration voltage at atten3 = 412 R/W (0x67)
|
|
|
|
|
ADC2_CAL_VOL_ATTEN0 (BLOCK2) ADC2 calibration voltage at atten0 = -116 R/W (0x9d)
|
|
|
|
|
ADC2_CAL_VOL_ATTEN1 (BLOCK2) ADC2 calibration voltage at atten1 = -72 R/W (0b1010010)
|
|
|
|
|
ADC2_CAL_VOL_ATTEN2 (BLOCK2) ADC2 calibration voltage at atten2 = -64 R/W (0b1010000)
|
2024-01-19 14:40:33 +08:00
|
|
|
|
2021-02-11 00:02:21 +08:00
|
|
|
Config fuses:
|
2023-05-18 17:17:04 +08:00
|
|
|
WR_DIS (BLOCK0) Disable programming of individual eFuses = 0 R/W (0x00000000)
|
|
|
|
|
RD_DIS (BLOCK0) Disable reading from BlOCK4-10 = 0 R/W (0b0000000)
|
|
|
|
|
DIS_ICACHE (BLOCK0) Set this bit to disable Icache = False R/W (0b0)
|
|
|
|
|
DIS_DCACHE (BLOCK0) Set this bit to disable Dcache = False R/W (0b0)
|
|
|
|
|
DIS_TWAI (BLOCK0) Set this bit to disable CAN function = False R/W (0b0)
|
|
|
|
|
DIS_APP_CPU (BLOCK0) Disable app cpu = False R/W (0b0)
|
|
|
|
|
DIS_DIRECT_BOOT (BLOCK0) Disable direct boot mode = False R/W (0b0)
|
|
|
|
|
UART_PRINT_CONTROL (BLOCK0) Set the default UART boot message output mode = Enable R/W (0b00)
|
|
|
|
|
PIN_POWER_SELECTION (BLOCK0) Set default power supply for GPIO33-GPIO37; set wh = VDD3P3_CPU R/W (0b0)
|
2024-01-19 14:40:33 +08:00
|
|
|
en SPI flash is initialized
|
|
|
|
|
BLOCK_USR_DATA (BLOCK3) User data
|
|
|
|
|
= 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 R/W
|
|
|
|
|
BLOCK_SYS_DATA2 (BLOCK10) System data part 2 (reserved)
|
|
|
|
|
= 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 R/W
|
|
|
|
|
|
2023-05-18 17:17:04 +08:00
|
|
|
Flash fuses:
|
|
|
|
|
FLASH_TPUW (BLOCK0) Configures flash waiting time after power-up; in u = 0 R/W (0x0)
|
|
|
|
|
nit of ms. If the value is less than 15; the waiti
|
|
|
|
|
ng time is the configurable value. Otherwise; the
|
2024-01-19 14:40:33 +08:00
|
|
|
waiting time is twice the configurable value
|
2023-05-18 17:17:04 +08:00
|
|
|
FLASH_ECC_MODE (BLOCK0) Flash ECC mode in ROM = 16to18 byte R/W (0b0)
|
|
|
|
|
FLASH_TYPE (BLOCK0) SPI flash type = 4 data lines R/W (0b0)
|
|
|
|
|
FLASH_PAGE_SIZE (BLOCK0) Set Flash page size = 0 R/W (0b00)
|
|
|
|
|
FLASH_ECC_EN (BLOCK0) Set 1 to enable ECC for flash boot = False R/W (0b0)
|
|
|
|
|
FORCE_SEND_RESUME (BLOCK0) Set this bit to force ROM code to send a resume co = False R/W (0b0)
|
2024-01-19 14:40:33 +08:00
|
|
|
mmand during SPI boot
|
|
|
|
|
|
2021-02-11 00:02:21 +08:00
|
|
|
Identity fuses:
|
2023-05-18 17:17:04 +08:00
|
|
|
DISABLE_WAFER_VERSION_MAJOR (BLOCK0) Disables check of wafer version major = False R/W (0b0)
|
|
|
|
|
DISABLE_BLK_VERSION_MAJOR (BLOCK0) Disables check of blk version major = False R/W (0b0)
|
|
|
|
|
WAFER_VERSION_MINOR_LO (BLOCK1) WAFER_VERSION_MINOR least significant bits = 3 R/W (0b011)
|
|
|
|
|
PKG_VERSION (BLOCK1) Package version = 0 R/W (0b000)
|
|
|
|
|
BLK_VERSION_MINOR (BLOCK1) BLK_VERSION_MINOR = 3 R/W (0b011)
|
|
|
|
|
WAFER_VERSION_MINOR_HI (BLOCK1) WAFER_VERSION_MINOR most significant bit = False R/W (0b0)
|
|
|
|
|
WAFER_VERSION_MAJOR (BLOCK1) WAFER_VERSION_MAJOR = 0 R/W (0b00)
|
2024-01-19 14:40:33 +08:00
|
|
|
OPTIONAL_UNIQUE_ID (BLOCK2) Optional unique 128-bit ID
|
|
|
|
|
= cb 3a c9 b8 88 2b c3 bc 5e f4 00 60 ac 25 be 4b R/W
|
2023-05-18 17:17:04 +08:00
|
|
|
BLK_VERSION_MAJOR (BLOCK2) BLK_VERSION_MAJOR of BLOCK2 = ADC calib V1 R/W (0b01)
|
|
|
|
|
WAFER_VERSION_MINOR (BLOCK0) calc WAFER VERSION MINOR = WAFER_VERSION_MINOR_HI = 3 R/W (0x3)
|
2024-01-19 14:40:33 +08:00
|
|
|
<< 3 + WAFER_VERSION_MINOR_LO (read only)
|
|
|
|
|
|
2023-05-18 17:17:04 +08:00
|
|
|
Jtag fuses:
|
|
|
|
|
SOFT_DIS_JTAG (BLOCK0) Set these bits to disable JTAG in the soft way (od = 0 R/W (0b000)
|
|
|
|
|
d number 1 means disable ). JTAG can be enabled in
|
2024-01-19 14:40:33 +08:00
|
|
|
HMAC module
|
2023-05-18 17:17:04 +08:00
|
|
|
DIS_PAD_JTAG (BLOCK0) Set this bit to disable JTAG in the hard way. JTAG = False R/W (0b0)
|
2024-01-19 14:40:33 +08:00
|
|
|
is disabled permanently
|
2023-05-18 17:17:04 +08:00
|
|
|
STRAP_JTAG_SEL (BLOCK0) Set this bit to enable selection between usb_to_jt = False R/W (0b0)
|
|
|
|
|
ag and pad_to_jtag through strapping gpio10 when b
|
|
|
|
|
oth reg_dis_usb_jtag and reg_dis_pad_jtag are equa
|
2024-01-19 14:40:33 +08:00
|
|
|
l to 0
|
|
|
|
|
|
2023-05-18 17:17:04 +08:00
|
|
|
Mac fuses:
|
2024-01-19 14:40:33 +08:00
|
|
|
MAC (BLOCK1) MAC address
|
|
|
|
|
= ec:da:3b:41:f2:70 (OK) R/W
|
|
|
|
|
CUSTOM_MAC (BLOCK3) Custom MAC
|
|
|
|
|
= 00:00:00:00:00:00 (OK) R/W
|
|
|
|
|
|
2021-02-11 00:02:21 +08:00
|
|
|
Security fuses:
|
2024-06-07 13:44:23 +02:00
|
|
|
DIS_DOWNLOAD_ICACHE (BLOCK0) Set this bit to disable Icache in download mode ( = False R/W (0b0)
|
|
|
|
|
boot_mode[3:0] is 0; 1; 2; 3; 6; 7)
|
2023-05-18 17:17:04 +08:00
|
|
|
DIS_DOWNLOAD_DCACHE (BLOCK0) Set this bit to disable Dcache in download mode ( = False R/W (0b0)
|
2024-01-19 14:40:33 +08:00
|
|
|
boot_mode[3:0] is 0; 1; 2; 3; 6; 7)
|
2024-06-07 13:44:23 +02:00
|
|
|
DIS_FORCE_DOWNLOAD (BLOCK0) Set this bit to disable the function that forces = False R/W (0b0)
|
|
|
|
|
chip into download mode
|
|
|
|
|
DIS_DOWNLOAD_MANUAL_ENCRYPT (BLOCK0) Set this bit to disable flash encryption when in = False R/W (0b0)
|
|
|
|
|
download boot modes
|
2023-05-18 17:17:04 +08:00
|
|
|
SPI_BOOT_CRYPT_CNT (BLOCK0) Enables flash encryption when 1 or 3 bits are set = Disable R/W (0b000)
|
2024-01-19 14:40:33 +08:00
|
|
|
and disabled otherwise
|
2023-05-18 17:17:04 +08:00
|
|
|
SECURE_BOOT_KEY_REVOKE0 (BLOCK0) Revoke 1st secure boot key = False R/W (0b0)
|
|
|
|
|
SECURE_BOOT_KEY_REVOKE1 (BLOCK0) Revoke 2nd secure boot key = False R/W (0b0)
|
|
|
|
|
SECURE_BOOT_KEY_REVOKE2 (BLOCK0) Revoke 3rd secure boot key = False R/W (0b0)
|
|
|
|
|
KEY_PURPOSE_0 (BLOCK0) Purpose of Key0 = USER R/W (0x0)
|
|
|
|
|
KEY_PURPOSE_1 (BLOCK0) Purpose of Key1 = USER R/W (0x0)
|
|
|
|
|
KEY_PURPOSE_2 (BLOCK0) Purpose of Key2 = USER R/W (0x0)
|
|
|
|
|
KEY_PURPOSE_3 (BLOCK0) Purpose of Key3 = USER R/W (0x0)
|
|
|
|
|
KEY_PURPOSE_4 (BLOCK0) Purpose of Key4 = USER R/W (0x0)
|
|
|
|
|
KEY_PURPOSE_5 (BLOCK0) Purpose of Key5 = USER R/W (0x0)
|
|
|
|
|
SECURE_BOOT_EN (BLOCK0) Set this bit to enable secure boot = False R/W (0b0)
|
|
|
|
|
SECURE_BOOT_AGGRESSIVE_REVOKE (BLOCK0) Set this bit to enable revoking aggressive secure = False R/W (0b0)
|
2024-01-19 14:40:33 +08:00
|
|
|
boot
|
2023-05-18 17:17:04 +08:00
|
|
|
DIS_DOWNLOAD_MODE (BLOCK0) Set this bit to disable download mode (boot_mode[3 = False R/W (0b0)
|
2024-01-19 14:40:33 +08:00
|
|
|
:0] = 0; 1; 2; 3; 6; 7)
|
2023-05-18 17:17:04 +08:00
|
|
|
ENABLE_SECURITY_DOWNLOAD (BLOCK0) Set this bit to enable secure UART download mode = False R/W (0b0)
|
2024-06-07 13:44:23 +02:00
|
|
|
SECURE_VERSION (BLOCK0) Secure version (used by ESP-IDF anti-rollback = 0 R/W (0x0000)
|
|
|
|
|
feature)
|
2023-05-18 17:17:04 +08:00
|
|
|
BLOCK_KEY0 (BLOCK4)
|
|
|
|
|
Purpose: USER
|
2024-01-19 14:40:33 +08:00
|
|
|
Key0 or user data
|
|
|
|
|
= 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 R/W
|
2023-05-18 17:17:04 +08:00
|
|
|
BLOCK_KEY1 (BLOCK5)
|
|
|
|
|
Purpose: USER
|
2024-01-19 14:40:33 +08:00
|
|
|
Key1 or user data
|
|
|
|
|
= 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 R/W
|
2023-05-18 17:17:04 +08:00
|
|
|
BLOCK_KEY2 (BLOCK6)
|
|
|
|
|
Purpose: USER
|
2024-01-19 14:40:33 +08:00
|
|
|
Key2 or user data
|
|
|
|
|
= 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 R/W
|
2023-05-18 17:17:04 +08:00
|
|
|
BLOCK_KEY3 (BLOCK7)
|
|
|
|
|
Purpose: USER
|
2024-01-19 14:40:33 +08:00
|
|
|
Key3 or user data
|
|
|
|
|
= 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 R/W
|
2023-05-18 17:17:04 +08:00
|
|
|
BLOCK_KEY4 (BLOCK8)
|
|
|
|
|
Purpose: USER
|
2024-01-19 14:40:33 +08:00
|
|
|
Key4 or user data
|
|
|
|
|
= 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 R/W
|
2023-05-18 17:17:04 +08:00
|
|
|
BLOCK_KEY5 (BLOCK9)
|
|
|
|
|
Purpose: USER
|
2024-01-19 14:40:33 +08:00
|
|
|
Key5 or user data
|
|
|
|
|
= 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 R/W
|
|
|
|
|
|
2023-05-18 17:17:04 +08:00
|
|
|
Spi Pad fuses:
|
|
|
|
|
SPI_PAD_CONFIG_CLK (BLOCK1) SPI_PAD_configure CLK = 0 R/W (0b000000)
|
|
|
|
|
SPI_PAD_CONFIG_Q (BLOCK1) SPI_PAD_configure Q(D1) = 0 R/W (0b000000)
|
|
|
|
|
SPI_PAD_CONFIG_D (BLOCK1) SPI_PAD_configure D(D0) = 0 R/W (0b000000)
|
|
|
|
|
SPI_PAD_CONFIG_CS (BLOCK1) SPI_PAD_configure CS = 0 R/W (0b000000)
|
|
|
|
|
SPI_PAD_CONFIG_HD (BLOCK1) SPI_PAD_configure HD(D3) = 0 R/W (0b000000)
|
|
|
|
|
SPI_PAD_CONFIG_WP (BLOCK1) SPI_PAD_configure WP(D2) = 0 R/W (0b000000)
|
|
|
|
|
SPI_PAD_CONFIG_DQS (BLOCK1) SPI_PAD_configure DQS = 0 R/W (0b000000)
|
|
|
|
|
SPI_PAD_CONFIG_D4 (BLOCK1) SPI_PAD_configure D4 = 0 R/W (0b000000)
|
|
|
|
|
SPI_PAD_CONFIG_D5 (BLOCK1) SPI_PAD_configure D5 = 0 R/W (0b000000)
|
|
|
|
|
SPI_PAD_CONFIG_D6 (BLOCK1) SPI_PAD_configure D6 = 0 R/W (0b000000)
|
|
|
|
|
SPI_PAD_CONFIG_D7 (BLOCK1) SPI_PAD_configure D7 = 0 R/W (0b000000)
|
2024-01-19 14:40:33 +08:00
|
|
|
|
2023-05-18 17:17:04 +08:00
|
|
|
Usb fuses:
|
|
|
|
|
DIS_USB_OTG (BLOCK0) Set this bit to disable USB function = False R/W (0b0)
|
|
|
|
|
USB_EXCHG_PINS (BLOCK0) Set this bit to exchange USB D+ and D- pins = False R/W (0b0)
|
|
|
|
|
USB_EXT_PHY_ENABLE (BLOCK0) Set this bit to enable external PHY = False R/W (0b0)
|
|
|
|
|
DIS_USB_JTAG (BLOCK0) Set this bit to disable function of usb switch to = False R/W (0b0)
|
2024-01-19 14:40:33 +08:00
|
|
|
jtag in module of usb device
|
2023-05-18 17:17:04 +08:00
|
|
|
DIS_USB_SERIAL_JTAG (BLOCK0) Set this bit to disable usb device = False R/W (0b0)
|
|
|
|
|
USB_PHY_SEL (BLOCK0) This bit is used to switch internal PHY and extern
|
|
|
|
|
= internal PHY is assigned to USB Device while external PHY is assigned to USB OTG R/W (0b0)
|
2024-01-19 14:40:33 +08:00
|
|
|
al PHY for USB OTG and USB Device
|
2023-05-18 17:17:04 +08:00
|
|
|
DIS_USB_SERIAL_JTAG_ROM_PRINT (BLOCK0) USB printing = Enable R/W (0b0)
|
|
|
|
|
DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE (BLOCK0) Set this bit to disable UART download mode through = False R/W (0b0)
|
2024-01-19 14:40:33 +08:00
|
|
|
USB
|
2023-05-18 17:17:04 +08:00
|
|
|
DIS_USB_OTG_DOWNLOAD_MODE (BLOCK0) Set this bit to disable download through USB-OTG = False R/W (0b0)
|
2024-01-19 14:40:33 +08:00
|
|
|
|
2023-05-18 17:17:04 +08:00
|
|
|
Vdd fuses:
|
|
|
|
|
VDD_SPI_XPD (BLOCK0) SPI regulator power up signal = False R/W (0b0)
|
2024-01-19 14:40:33 +08:00
|
|
|
VDD_SPI_TIEH (BLOCK0) If VDD_SPI_FORCE is 1; determines VDD_SPI voltage
|
2023-05-18 17:17:04 +08:00
|
|
|
= VDD_SPI connects to 1.8 V LDO R/W (0b0)
|
|
|
|
|
VDD_SPI_FORCE (BLOCK0) Set this bit and force to use the configuration of = False R/W (0b0)
|
2024-01-19 14:40:33 +08:00
|
|
|
eFuse to configure VDD_SPI
|
|
|
|
|
|
2023-05-18 17:17:04 +08:00
|
|
|
Wdt fuses:
|
|
|
|
|
WDT_DELAY_SEL (BLOCK0) RTC watchdog timeout threshold; in unit of slow cl = 40000 R/W (0b00)
|
2024-01-19 14:40:33 +08:00
|
|
|
ock cycle
|
|
|
|
|
|
2021-02-11 00:02:21 +08:00
|
|
|
Flash voltage (VDD_SPI) determined by GPIO45 on reset (GPIO45=High: VDD_SPI pin is powered from internal 1.8V LDO
|
|
|
|
|
GPIO45=Low or NC: VDD_SPI pin is powered directly from VDD3P3_RTC_IO via resistor Rspi. Typically this voltage is 3.3 V).
|
|
|
|
|
|
2023-05-18 17:17:04 +08:00
|
|
|
|
2021-02-11 00:02:21 +08:00
|
|
|
To get a dump for all eFuse registers.
|
|
|
|
|
|
|
|
|
|
.. code-block:: none
|
|
|
|
|
|
2024-06-07 13:44:23 +02:00
|
|
|
idf.py efuse-dump
|
2021-02-11 00:02:21 +08:00
|
|
|
|
2024-06-07 13:44:23 +02:00
|
|
|
Executing action: efuse-dump
|
|
|
|
|
Running espefuse.py in directory <project-directory>
|
|
|
|
|
Executing "espefuse.py dump --chip esp32s3"...
|
2023-05-18 17:17:04 +08:00
|
|
|
espefuse.py v4.6-dev
|
2021-02-11 00:02:21 +08:00
|
|
|
Connecting....
|
|
|
|
|
BLOCK0 ( ) [0 ] read_regs: 00000000 00000000 00000000 00000000 00000000 00000000
|
2023-05-18 17:17:04 +08:00
|
|
|
MAC_SPI_8M_0 (BLOCK1 ) [1 ] read_regs: 3b41f270 0000ecda 00000000 030c0000 2c707800 9800cc58
|
|
|
|
|
BLOCK_SYS_DATA (BLOCK2 ) [2 ] read_regs: b8c93acb bcc32b88 6000f45e 4bbe25ac 8d8b16d1 924940b4 b2c4cee1 50a53ace
|
2021-02-11 00:02:21 +08:00
|
|
|
BLOCK_USR_DATA (BLOCK3 ) [3 ] read_regs: 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
|
|
|
|
|
BLOCK_KEY0 (BLOCK4 ) [4 ] read_regs: 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
|
|
|
|
|
BLOCK_KEY1 (BLOCK5 ) [5 ] read_regs: 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
|
|
|
|
|
BLOCK_KEY2 (BLOCK6 ) [6 ] read_regs: 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
|
|
|
|
|
BLOCK_KEY3 (BLOCK7 ) [7 ] read_regs: 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
|
|
|
|
|
BLOCK_KEY4 (BLOCK8 ) [8 ] read_regs: 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
|
|
|
|
|
BLOCK_KEY5 (BLOCK9 ) [9 ] read_regs: 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
|
|
|
|
|
BLOCK_SYS_DATA2 (BLOCK10 ) [10] read_regs: 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
|
2023-05-18 17:17:04 +08:00
|
|
|
|
|
|
|
|
BLOCK0 ( ) [0 ] err__regs: 00000000 00000000 00000000 00000000 00000000 00000000
|
|
|
|
|
EFUSE_RD_RS_ERR0_REG 0x00000000
|
|
|
|
|
EFUSE_RD_RS_ERR1_REG 0x00000000
|
|
|
|
|
|
|
|
|
|
=== Run "dump" command ===
|
