2017-02-20 15:44:49 +08:00
|
|
|
#include <stdio.h>
|
|
|
|
|
#include "unity.h"
|
2019-03-14 17:29:32 +08:00
|
|
|
#include "esp32/rom/ets_sys.h"
|
2019-05-13 18:02:45 +08:00
|
|
|
#include "soc/rtc_periph.h"
|
|
|
|
|
#include "soc/sens_periph.h"
|
2017-02-20 15:44:49 +08:00
|
|
|
|
|
|
|
|
TEST_CASE("can control TSENS using registers", "[rtc][ignore]")
|
|
|
|
|
{
|
|
|
|
|
SET_PERI_REG_BITS(SENS_SAR_MEAS_WAIT2_REG, SENS_FORCE_XPD_SAR, 3, SENS_FORCE_XPD_SAR_S);
|
|
|
|
|
SET_PERI_REG_BITS(SENS_SAR_TSENS_CTRL_REG, SENS_TSENS_CLK_DIV, 10, SENS_TSENS_CLK_DIV_S);
|
|
|
|
|
CLEAR_PERI_REG_MASK(SENS_SAR_TSENS_CTRL_REG, SENS_TSENS_POWER_UP);
|
|
|
|
|
CLEAR_PERI_REG_MASK(SENS_SAR_TSENS_CTRL_REG, SENS_TSENS_DUMP_OUT);
|
|
|
|
|
SET_PERI_REG_MASK(SENS_SAR_TSENS_CTRL_REG, SENS_TSENS_POWER_UP_FORCE);
|
|
|
|
|
SET_PERI_REG_MASK(SENS_SAR_TSENS_CTRL_REG, SENS_TSENS_POWER_UP);
|
|
|
|
|
ets_delay_us(100);
|
|
|
|
|
SET_PERI_REG_MASK(SENS_SAR_TSENS_CTRL_REG, SENS_TSENS_DUMP_OUT);
|
|
|
|
|
ets_delay_us(5);
|
|
|
|
|
int res = GET_PERI_REG_BITS2(SENS_SAR_SLAVE_ADDR3_REG, SENS_TSENS_OUT, SENS_TSENS_OUT_S);
|
|
|
|
|
printf("res=%d\n", res);
|
|
|
|
|
}
|
