mirror of
https://github.com/espressif/esp-idf.git
synced 2025-08-02 04:04:31 +02:00
soc: correct values of SOC_BYTE_ACCESSIBLE_LOW, SOC_MEM_INTERNAL_LOW
Internal byte accessible memory starts with Internal ROM 1 at 0x3FF90000. Region of RTC fast memory starting at 0x3FF80000 is not used in IDF as it is mapped to PRO CPU only.
This commit is contained in:
@@ -296,11 +296,12 @@
|
|||||||
#define SOC_DMA_HIGH 0x40000000
|
#define SOC_DMA_HIGH 0x40000000
|
||||||
|
|
||||||
// Region of memory that is byte-accessible. See esp_ptr_byte_accessible().
|
// Region of memory that is byte-accessible. See esp_ptr_byte_accessible().
|
||||||
#define SOC_BYTE_ACCESSIBLE_LOW 0x3FFAE000
|
#define SOC_BYTE_ACCESSIBLE_LOW 0x3FF90000
|
||||||
#define SOC_BYTE_ACCESSIBLE_HIGH 0x40000000
|
#define SOC_BYTE_ACCESSIBLE_HIGH 0x40000000
|
||||||
|
|
||||||
//Region of memory that is internal, as in on the same silicon die as the ESP32 CPUs (excluding RTC data region, that's checked separately.) See esp_ptr_internal().
|
//Region of memory that is internal, as in on the same silicon die as the ESP32 CPUs
|
||||||
#define SOC_MEM_INTERNAL_LOW 0x3F400000
|
//(excluding RTC data region, that's checked separately.) See esp_ptr_internal().
|
||||||
|
#define SOC_MEM_INTERNAL_LOW 0x3FF90000
|
||||||
#define SOC_MEM_INTERNAL_HIGH 0x400C2000
|
#define SOC_MEM_INTERNAL_HIGH 0x400C2000
|
||||||
|
|
||||||
|
|
||||||
|
Reference in New Issue
Block a user