mirror of
https://github.com/espressif/esp-idf.git
synced 2025-11-02 16:11:41 +01:00
Merge branch 'feature/efuse_esp32p4_add_new' into 'master'
feat(efuse): Adds new efuses for esp32p4 See merge request espressif/esp-idf!29085
This commit is contained in:
@@ -2,7 +2,7 @@
|
||||
|
||||
espefuse.py -p PORT summary
|
||||
|
||||
espefuse.py v4.7.dev1
|
||||
espefuse.py v4.7.0
|
||||
Connecting....
|
||||
Detecting chip type... ESP32-P4
|
||||
|
||||
@@ -16,9 +16,7 @@
|
||||
d. 1: enabled. 0: disabled
|
||||
DIS_TWAI (BLOCK0) Represents whether TWAI function is disabled or en = False R/W (0b0)
|
||||
abled. 1: disabled. 0: enabled
|
||||
KM_HUK_GEN_STATE_LOW (BLOCK0) Set this bit to control validation of HUK generate = 0 R/W (0b000000)
|
||||
mode. Odd of 1 is invalid; even of 1 is valid
|
||||
KM_HUK_GEN_STATE_HIGH (BLOCK0) Set this bit to control validation of HUK generate = 0 R/W (0b000)
|
||||
KM_HUK_GEN_STATE (BLOCK0) Set this bit to control validation of HUK generate = 0 R/W (0b000000000)
|
||||
mode. Odd of 1 is invalid; even of 1 is valid
|
||||
KM_RND_SWITCH_CYCLE (BLOCK0) Set bits to control key manager random number swit = 0 R/W (0b00)
|
||||
ch cycle. 0: control by register. 1: 8 km clk cycl
|
||||
@@ -43,8 +41,9 @@
|
||||
HP_PWR_SRC_SEL (BLOCK0) HP system power source select. 0:LDO. 1: DCDC = False R/W (0b0)
|
||||
DCDC_VSET_EN (BLOCK0) Select dcdc vset use efuse_dcdc_vset = False R/W (0b0)
|
||||
DIS_SWD (BLOCK0) Set this bit to disable super-watchdog = False R/W (0b0)
|
||||
BLOCK_SYS_DATA1 (BLOCK2) System data part 1
|
||||
= 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 R/W
|
||||
PSRAM_CAP (BLOCK1) PSRAM capacity = 0 R/W (0b00)
|
||||
PSRAM_TEMP (BLOCK1) PSRAM temperature = 0 R/W (0b00)
|
||||
PSRAM_VENDOR (BLOCK1) PSRAM vendor = 0 R/W (0b00)
|
||||
BLOCK_USR_DATA (BLOCK3) User data
|
||||
= 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 R/W
|
||||
BLOCK_SYS_DATA2 (BLOCK10) System data part 2 (reserved)
|
||||
@@ -62,6 +61,20 @@
|
||||
FORCE_SEND_RESUME (BLOCK0) Represents whether ROM code is forced to send a re = False R/W (0b0)
|
||||
sume command during SPI boot. 1: forced. 0:not for
|
||||
ced
|
||||
FLASH_CAP (BLOCK1) Flash capacity = 0 R/W (0b000)
|
||||
FLASH_TEMP (BLOCK1) Flash temperature = 0 R/W (0b00)
|
||||
FLASH_VENDOR (BLOCK1) Flash vendor = 0 R/W (0b000)
|
||||
|
||||
Identity fuses:
|
||||
WAFER_VERSION_MINOR (BLOCK1) Minor chip version = 0 R/W (0x0)
|
||||
WAFER_VERSION_MAJOR (BLOCK1) Major chip version = 0 R/W (0b00)
|
||||
DISABLE_WAFER_VERSION_MAJOR (BLOCK1) Disables check of wafer version major = False R/W (0b0)
|
||||
DISABLE_BLK_VERSION_MAJOR (BLOCK1) Disables check of blk version major = False R/W (0b0)
|
||||
BLK_VERSION_MINOR (BLOCK1) BLK_VERSION_MINOR of BLOCK2 = 0 R/W (0b000)
|
||||
BLK_VERSION_MAJOR (BLOCK1) BLK_VERSION_MAJOR of BLOCK2 = 0 R/W (0b00)
|
||||
PKG_VERSION (BLOCK1) Package version = 0 R/W (0b000)
|
||||
OPTIONAL_UNIQUE_ID (BLOCK2) Optional unique 128-bit ID
|
||||
= 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 R/W
|
||||
|
||||
Jtag fuses:
|
||||
JTAG_SEL_ENABLE (BLOCK0) Represents whether the selection between usb_to_jt = False R/W (0b0)
|
||||
@@ -76,11 +89,9 @@
|
||||
|
||||
Mac fuses:
|
||||
MAC (BLOCK1) MAC address
|
||||
= 60:55:f9:f8:80:40 (OK) R/W
|
||||
CUSTOM_MAC (BLOCK3) Custom MAC
|
||||
= 00:00:00:00:00:00 (OK) R/W
|
||||
MAC_EXT (BLOCK1) Stores the extended bits of MAC address = 00:00 (OK) R/W
|
||||
MAC_EUI64 (BLOCK1) calc MAC_EUI64 = MAC[0]:MAC[1]:MAC[2]:MAC_EXT[0]:M
|
||||
= 00:00:00:00:00:00:00:00 (OK) R/W
|
||||
AC_EXT[1]:MAC[3]:MAC[4]:MAC[5]
|
||||
|
||||
Security fuses:
|
||||
DIS_FORCE_DOWNLOAD (BLOCK0) Represents whether the function that forces chip i = False R/W (0b0)
|
||||
|
||||
@@ -23,116 +23,139 @@
|
||||
13 WR_DIS.SECURE_BOOT_EN EFUSE_BLK0 15 1
|
||||
14 WR_DIS.BLK1 EFUSE_BLK0 20 1
|
||||
15 WR_DIS.MAC EFUSE_BLK0 20 1
|
||||
16 WR_DIS.MAC_EXT EFUSE_BLK0 20 1
|
||||
17 WR_DIS.BLOCK_SYS_DATA1 EFUSE_BLK0 21 1
|
||||
18 WR_DIS.BLOCK_USR_DATA EFUSE_BLK0 22 1
|
||||
19 WR_DIS.BLOCK_KEY0 EFUSE_BLK0 23 1
|
||||
20 WR_DIS.BLOCK_KEY1 EFUSE_BLK0 24 1
|
||||
21 WR_DIS.BLOCK_KEY2 EFUSE_BLK0 25 1
|
||||
22 WR_DIS.BLOCK_KEY3 EFUSE_BLK0 26 1
|
||||
23 WR_DIS.BLOCK_KEY4 EFUSE_BLK0 27 1
|
||||
24 WR_DIS.BLOCK_KEY5 EFUSE_BLK0 28 1
|
||||
25 WR_DIS.BLOCK_SYS_DATA2 EFUSE_BLK0 29 1
|
||||
26 RD_DIS EFUSE_BLK0 32 7
|
||||
27 RD_DIS.BLOCK_KEY0 EFUSE_BLK0 32 1
|
||||
28 RD_DIS.BLOCK_KEY1 EFUSE_BLK0 33 1
|
||||
29 RD_DIS.BLOCK_KEY2 EFUSE_BLK0 34 1
|
||||
30 RD_DIS.BLOCK_KEY3 EFUSE_BLK0 35 1
|
||||
31 RD_DIS.BLOCK_KEY4 EFUSE_BLK0 36 1
|
||||
32 RD_DIS.BLOCK_KEY5 EFUSE_BLK0 37 1
|
||||
33 RD_DIS.BLOCK_SYS_DATA2 EFUSE_BLK0 38 1
|
||||
34 USB_DEVICE_EXCHG_PINS EFUSE_BLK0 39 1
|
||||
35 USB_OTG11_EXCHG_PINS EFUSE_BLK0 40 1
|
||||
36 DIS_USB_JTAG EFUSE_BLK0 41 1
|
||||
37 POWERGLITCH_EN EFUSE_BLK0 42 1
|
||||
38 DIS_FORCE_DOWNLOAD EFUSE_BLK0 44 1
|
||||
39 SPI_DOWNLOAD_MSPI_DIS EFUSE_BLK0 45 1
|
||||
40 DIS_TWAI EFUSE_BLK0 46 1
|
||||
41 JTAG_SEL_ENABLE EFUSE_BLK0 47 1
|
||||
42 SOFT_DIS_JTAG EFUSE_BLK0 48 3
|
||||
43 DIS_PAD_JTAG EFUSE_BLK0 51 1
|
||||
44 DIS_DOWNLOAD_MANUAL_ENCRYPT EFUSE_BLK0 52 1
|
||||
45 USB_PHY_SEL EFUSE_BLK0 57 1
|
||||
46 KM_HUK_GEN_STATE_LOW EFUSE_BLK0 58 6
|
||||
47 KM_HUK_GEN_STATE_HIGH EFUSE_BLK0 64 3
|
||||
48 KM_RND_SWITCH_CYCLE EFUSE_BLK0 67 2
|
||||
49 KM_DEPLOY_ONLY_ONCE EFUSE_BLK0 69 4
|
||||
50 FORCE_USE_KEY_MANAGER_KEY EFUSE_BLK0 73 4
|
||||
51 FORCE_DISABLE_SW_INIT_KEY EFUSE_BLK0 77 1
|
||||
52 XTS_KEY_LENGTH_256 EFUSE_BLK0 78 1
|
||||
53 WDT_DELAY_SEL EFUSE_BLK0 80 2
|
||||
54 SPI_BOOT_CRYPT_CNT EFUSE_BLK0 82 3
|
||||
55 SECURE_BOOT_KEY_REVOKE0 EFUSE_BLK0 85 1
|
||||
56 SECURE_BOOT_KEY_REVOKE1 EFUSE_BLK0 86 1
|
||||
57 SECURE_BOOT_KEY_REVOKE2 EFUSE_BLK0 87 1
|
||||
58 KEY_PURPOSE_0 EFUSE_BLK0 88 4
|
||||
59 KEY_PURPOSE_1 EFUSE_BLK0 92 4
|
||||
60 KEY_PURPOSE_2 EFUSE_BLK0 96 4
|
||||
61 KEY_PURPOSE_3 EFUSE_BLK0 100 4
|
||||
62 KEY_PURPOSE_4 EFUSE_BLK0 104 4
|
||||
63 KEY_PURPOSE_5 EFUSE_BLK0 108 4
|
||||
64 SEC_DPA_LEVEL EFUSE_BLK0 112 2
|
||||
65 ECDSA_ENABLE_SOFT_K EFUSE_BLK0 114 1
|
||||
66 CRYPT_DPA_ENABLE EFUSE_BLK0 115 1
|
||||
67 SECURE_BOOT_EN EFUSE_BLK0 116 1
|
||||
68 SECURE_BOOT_AGGRESSIVE_REVOKE EFUSE_BLK0 117 1
|
||||
69 FLASH_TYPE EFUSE_BLK0 119 1
|
||||
70 FLASH_PAGE_SIZE EFUSE_BLK0 120 2
|
||||
71 FLASH_ECC_EN EFUSE_BLK0 122 1
|
||||
72 DIS_USB_OTG_DOWNLOAD_MODE EFUSE_BLK0 123 1
|
||||
73 FLASH_TPUW EFUSE_BLK0 124 4
|
||||
74 DIS_DOWNLOAD_MODE EFUSE_BLK0 128 1
|
||||
75 DIS_DIRECT_BOOT EFUSE_BLK0 129 1
|
||||
76 DIS_USB_SERIAL_JTAG_ROM_PRINT EFUSE_BLK0 130 1
|
||||
77 LOCK_KM_KEY EFUSE_BLK0 131 1
|
||||
78 DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE EFUSE_BLK0 132 1
|
||||
79 ENABLE_SECURITY_DOWNLOAD EFUSE_BLK0 133 1
|
||||
80 UART_PRINT_CONTROL EFUSE_BLK0 134 2
|
||||
81 FORCE_SEND_RESUME EFUSE_BLK0 136 1
|
||||
82 SECURE_VERSION EFUSE_BLK0 137 16
|
||||
83 SECURE_BOOT_DISABLE_FAST_WAKE EFUSE_BLK0 153 1
|
||||
84 HYS_EN_PAD EFUSE_BLK0 154 1
|
||||
85 DCDC_VSET EFUSE_BLK0 155 5
|
||||
86 PXA0_TIEH_SEL_0 EFUSE_BLK0 160 2
|
||||
87 PXA0_TIEH_SEL_1 EFUSE_BLK0 162 2
|
||||
88 PXA0_TIEH_SEL_2 EFUSE_BLK0 164 2
|
||||
89 PXA0_TIEH_SEL_3 EFUSE_BLK0 166 2
|
||||
90 KM_DISABLE_DEPLOY_MODE EFUSE_BLK0 168 4
|
||||
91 HP_PWR_SRC_SEL EFUSE_BLK0 178 1
|
||||
92 DCDC_VSET_EN EFUSE_BLK0 179 1
|
||||
93 DIS_WDT EFUSE_BLK0 180 1
|
||||
94 DIS_SWD EFUSE_BLK0 181 1
|
||||
95 MAC EFUSE_BLK1 0 8
|
||||
96 MAC EFUSE_BLK1 8 8
|
||||
97 MAC EFUSE_BLK1 16 8
|
||||
98 MAC EFUSE_BLK1 24 8
|
||||
99 MAC EFUSE_BLK1 32 8
|
||||
100 MAC EFUSE_BLK1 40 8
|
||||
101 MAC_EXT EFUSE_BLK1 48 8
|
||||
102 MAC_EXT EFUSE_BLK1 56 8
|
||||
103 SYS_DATA_PART2 EFUSE_BLK10 0 256
|
||||
104 BLOCK_SYS_DATA1 EFUSE_BLK2 0 256
|
||||
105 USER_DATA EFUSE_BLK3 0 256
|
||||
106 USER_DATA.MAC_CUSTOM EFUSE_BLK3 200 48
|
||||
107 KEY0 EFUSE_BLK4 0 256
|
||||
108 KEY1 EFUSE_BLK5 0 256
|
||||
109 KEY2 EFUSE_BLK6 0 256
|
||||
110 KEY3 EFUSE_BLK7 0 256
|
||||
111 KEY4 EFUSE_BLK8 0 256
|
||||
112 KEY5 EFUSE_BLK9 0 256
|
||||
16 WR_DIS.WAFER_VERSION_MINOR EFUSE_BLK0 20 1
|
||||
17 WR_DIS.WAFER_VERSION_MAJOR EFUSE_BLK0 20 1
|
||||
18 WR_DIS.DISABLE_WAFER_VERSION_MAJOR EFUSE_BLK0 20 1
|
||||
19 WR_DIS.DISABLE_BLK_VERSION_MAJOR EFUSE_BLK0 20 1
|
||||
20 WR_DIS.BLK_VERSION_MINOR EFUSE_BLK0 20 1
|
||||
21 WR_DIS.BLK_VERSION_MAJOR EFUSE_BLK0 20 1
|
||||
22 WR_DIS.FLASH_CAP EFUSE_BLK0 20 1
|
||||
23 WR_DIS.FLASH_TEMP EFUSE_BLK0 20 1
|
||||
24 WR_DIS.FLASH_VENDOR EFUSE_BLK0 20 1
|
||||
25 WR_DIS.PSRAM_CAP EFUSE_BLK0 20 1
|
||||
26 WR_DIS.PSRAM_TEMP EFUSE_BLK0 20 1
|
||||
27 WR_DIS.PSRAM_VENDOR EFUSE_BLK0 20 1
|
||||
28 WR_DIS.PKG_VERSION EFUSE_BLK0 20 1
|
||||
29 WR_DIS.OPTIONAL_UNIQUE_ID EFUSE_BLK0 21 1
|
||||
30 WR_DIS.BLOCK_USR_DATA EFUSE_BLK0 22 1
|
||||
31 WR_DIS.CUSTOM_MAC EFUSE_BLK0 22 1
|
||||
32 WR_DIS.BLOCK_KEY0 EFUSE_BLK0 23 1
|
||||
33 WR_DIS.BLOCK_KEY1 EFUSE_BLK0 24 1
|
||||
34 WR_DIS.BLOCK_KEY2 EFUSE_BLK0 25 1
|
||||
35 WR_DIS.BLOCK_KEY3 EFUSE_BLK0 26 1
|
||||
36 WR_DIS.BLOCK_KEY4 EFUSE_BLK0 27 1
|
||||
37 WR_DIS.BLOCK_KEY5 EFUSE_BLK0 28 1
|
||||
38 WR_DIS.BLOCK_SYS_DATA2 EFUSE_BLK0 29 1
|
||||
39 RD_DIS EFUSE_BLK0 32 7
|
||||
40 RD_DIS.BLOCK_KEY0 EFUSE_BLK0 32 1
|
||||
41 RD_DIS.BLOCK_KEY1 EFUSE_BLK0 33 1
|
||||
42 RD_DIS.BLOCK_KEY2 EFUSE_BLK0 34 1
|
||||
43 RD_DIS.BLOCK_KEY3 EFUSE_BLK0 35 1
|
||||
44 RD_DIS.BLOCK_KEY4 EFUSE_BLK0 36 1
|
||||
45 RD_DIS.BLOCK_KEY5 EFUSE_BLK0 37 1
|
||||
46 RD_DIS.BLOCK_SYS_DATA2 EFUSE_BLK0 38 1
|
||||
47 USB_DEVICE_EXCHG_PINS EFUSE_BLK0 39 1
|
||||
48 USB_OTG11_EXCHG_PINS EFUSE_BLK0 40 1
|
||||
49 DIS_USB_JTAG EFUSE_BLK0 41 1
|
||||
50 POWERGLITCH_EN EFUSE_BLK0 42 1
|
||||
51 DIS_FORCE_DOWNLOAD EFUSE_BLK0 44 1
|
||||
52 SPI_DOWNLOAD_MSPI_DIS EFUSE_BLK0 45 1
|
||||
53 DIS_TWAI EFUSE_BLK0 46 1
|
||||
54 JTAG_SEL_ENABLE EFUSE_BLK0 47 1
|
||||
55 SOFT_DIS_JTAG EFUSE_BLK0 48 3
|
||||
56 DIS_PAD_JTAG EFUSE_BLK0 51 1
|
||||
57 DIS_DOWNLOAD_MANUAL_ENCRYPT EFUSE_BLK0 52 1
|
||||
58 USB_PHY_SEL EFUSE_BLK0 57 1
|
||||
59 KM_HUK_GEN_STATE EFUSE_BLK0 58 9
|
||||
60 KM_RND_SWITCH_CYCLE EFUSE_BLK0 67 2
|
||||
61 KM_DEPLOY_ONLY_ONCE EFUSE_BLK0 69 4
|
||||
62 FORCE_USE_KEY_MANAGER_KEY EFUSE_BLK0 73 4
|
||||
63 FORCE_DISABLE_SW_INIT_KEY EFUSE_BLK0 77 1
|
||||
64 XTS_KEY_LENGTH_256 EFUSE_BLK0 78 1
|
||||
65 WDT_DELAY_SEL EFUSE_BLK0 80 2
|
||||
66 SPI_BOOT_CRYPT_CNT EFUSE_BLK0 82 3
|
||||
67 SECURE_BOOT_KEY_REVOKE0 EFUSE_BLK0 85 1
|
||||
68 SECURE_BOOT_KEY_REVOKE1 EFUSE_BLK0 86 1
|
||||
69 SECURE_BOOT_KEY_REVOKE2 EFUSE_BLK0 87 1
|
||||
70 KEY_PURPOSE_0 EFUSE_BLK0 88 4
|
||||
71 KEY_PURPOSE_1 EFUSE_BLK0 92 4
|
||||
72 KEY_PURPOSE_2 EFUSE_BLK0 96 4
|
||||
73 KEY_PURPOSE_3 EFUSE_BLK0 100 4
|
||||
74 KEY_PURPOSE_4 EFUSE_BLK0 104 4
|
||||
75 KEY_PURPOSE_5 EFUSE_BLK0 108 4
|
||||
76 SEC_DPA_LEVEL EFUSE_BLK0 112 2
|
||||
77 ECDSA_ENABLE_SOFT_K EFUSE_BLK0 114 1
|
||||
78 CRYPT_DPA_ENABLE EFUSE_BLK0 115 1
|
||||
79 SECURE_BOOT_EN EFUSE_BLK0 116 1
|
||||
80 SECURE_BOOT_AGGRESSIVE_REVOKE EFUSE_BLK0 117 1
|
||||
81 FLASH_TYPE EFUSE_BLK0 119 1
|
||||
82 FLASH_PAGE_SIZE EFUSE_BLK0 120 2
|
||||
83 FLASH_ECC_EN EFUSE_BLK0 122 1
|
||||
84 DIS_USB_OTG_DOWNLOAD_MODE EFUSE_BLK0 123 1
|
||||
85 FLASH_TPUW EFUSE_BLK0 124 4
|
||||
86 DIS_DOWNLOAD_MODE EFUSE_BLK0 128 1
|
||||
87 DIS_DIRECT_BOOT EFUSE_BLK0 129 1
|
||||
88 DIS_USB_SERIAL_JTAG_ROM_PRINT EFUSE_BLK0 130 1
|
||||
89 LOCK_KM_KEY EFUSE_BLK0 131 1
|
||||
90 DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE EFUSE_BLK0 132 1
|
||||
91 ENABLE_SECURITY_DOWNLOAD EFUSE_BLK0 133 1
|
||||
92 UART_PRINT_CONTROL EFUSE_BLK0 134 2
|
||||
93 FORCE_SEND_RESUME EFUSE_BLK0 136 1
|
||||
94 SECURE_VERSION EFUSE_BLK0 137 16
|
||||
95 SECURE_BOOT_DISABLE_FAST_WAKE EFUSE_BLK0 153 1
|
||||
96 HYS_EN_PAD EFUSE_BLK0 154 1
|
||||
97 DCDC_VSET EFUSE_BLK0 155 5
|
||||
98 PXA0_TIEH_SEL_0 EFUSE_BLK0 160 2
|
||||
99 PXA0_TIEH_SEL_1 EFUSE_BLK0 162 2
|
||||
100 PXA0_TIEH_SEL_2 EFUSE_BLK0 164 2
|
||||
101 PXA0_TIEH_SEL_3 EFUSE_BLK0 166 2
|
||||
102 KM_DISABLE_DEPLOY_MODE EFUSE_BLK0 168 4
|
||||
103 HP_PWR_SRC_SEL EFUSE_BLK0 178 1
|
||||
104 DCDC_VSET_EN EFUSE_BLK0 179 1
|
||||
105 DIS_WDT EFUSE_BLK0 180 1
|
||||
106 DIS_SWD EFUSE_BLK0 181 1
|
||||
107 MAC EFUSE_BLK1 0 8
|
||||
108 MAC EFUSE_BLK1 8 8
|
||||
109 MAC EFUSE_BLK1 16 8
|
||||
110 MAC EFUSE_BLK1 24 8
|
||||
111 MAC EFUSE_BLK1 32 8
|
||||
112 MAC EFUSE_BLK1 40 8
|
||||
113 WAFER_VERSION_MINOR EFUSE_BLK1 64 4
|
||||
114 WAFER_VERSION_MAJOR EFUSE_BLK1 68 2
|
||||
115 DISABLE_WAFER_VERSION_MAJOR EFUSE_BLK1 70 1
|
||||
116 DISABLE_BLK_VERSION_MAJOR EFUSE_BLK1 71 1
|
||||
117 BLK_VERSION_MINOR EFUSE_BLK1 72 3
|
||||
118 BLK_VERSION_MAJOR EFUSE_BLK1 75 2
|
||||
119 FLASH_CAP EFUSE_BLK1 77 3
|
||||
120 FLASH_TEMP EFUSE_BLK1 80 2
|
||||
121 FLASH_VENDOR EFUSE_BLK1 82 3
|
||||
122 PSRAM_CAP EFUSE_BLK1 85 2
|
||||
123 PSRAM_TEMP EFUSE_BLK1 87 2
|
||||
124 PSRAM_VENDOR EFUSE_BLK1 89 2
|
||||
125 PKG_VERSION EFUSE_BLK1 91 3
|
||||
126 SYS_DATA_PART2 EFUSE_BLK10 0 256
|
||||
127 OPTIONAL_UNIQUE_ID EFUSE_BLK2 0 128
|
||||
128 USER_DATA EFUSE_BLK3 0 256
|
||||
129 USER_DATA.MAC_CUSTOM EFUSE_BLK3 200 48
|
||||
130 KEY0 EFUSE_BLK4 0 256
|
||||
131 KEY1 EFUSE_BLK5 0 256
|
||||
132 KEY2 EFUSE_BLK6 0 256
|
||||
133 KEY3 EFUSE_BLK7 0 256
|
||||
134 KEY4 EFUSE_BLK8 0 256
|
||||
135 KEY5 EFUSE_BLK9 0 256
|
||||
|
||||
Used bits in efuse table:
|
||||
EFUSE_BLK0
|
||||
[0 31] [0 0] [4 13] [15 15] [20 20] [20 20] [20 29] [32 38] [32 42] [44 52] [57 78] [80 117] [119 171] [178 181]
|
||||
|
||||
EFUSE_BLK1
|
||||
[0 63]
|
||||
[0 47] [64 93]
|
||||
|
||||
EFUSE_BLK10
|
||||
[0 255]
|
||||
|
||||
EFUSE_BLK2
|
||||
[0 255]
|
||||
[0 127]
|
||||
|
||||
EFUSE_BLK3
|
||||
[0 255] [200 247]
|
||||
|
||||
Reference in New Issue
Block a user