espressif/esp-idf
1
0
Fork 1
mirror of https://github.com/espressif/esp-idf.git synced 2025-11-01 23:51:49 +01:00
Code Issues Packages Projects Releases Wiki Activity

Merge branch 'feature/support_ut_esp32s2beta' into 'feature/esp32s2beta'

Browse Source 
ci: support build and run UT for esp32s2beta

See merge request espressif/esp-idf!5702
This commit is contained in:
Angus Gratton
2019-09-09 08:34:16 +08:00
parent 2ca954ae0f f9aaaa6c3a
commit 35147119f1
184 changed files with 3029 additions and 4693 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
components/esp32s2beta/Kconfig
View File

@@ -149,10 +149,7 @@ menu "ESP32S2-specific"
choice SPIRAM_TYPE
prompt "Type of SPI RAM chip in use"
default SPIRAM_TYPE_AUTO
config SPIRAM_TYPE_AUTO
bool "Auto-detect"
default SPIRAM_TYPE_ESPPSRAM32
config SPIRAM_TYPE_ESPPSRAM32
bool "ESP-PSRAM32 or IS25WP032"
@@ -163,7 +160,6 @@ menu "ESP32S2-specific"
config SPIRAM_SIZE
int
default -1 if SPIRAM_TYPE_AUTO
default 4194304 if SPIRAM_TYPE_ESPPSRAM32
default 8388608 if SPIRAM_TYPE_ESPPSRAM64
default 0

7
components/esp32s2beta/ld/esp32s2beta.ld
View File

@@ -85,11 +85,10 @@ MEMORY
Start of RTC slow memory is reserved for ULP co-processor code + data, if enabled.
*/
rtc_slow_seg(RW) : org = 0x50000000 + CONFIG_ESP32S2_ULP_COPROC_RESERVE_MEM,
len = 0x1000 - CONFIG_ESP32S2_ULP_COPROC_RESERVE_MEM
len = 0x2000 - CONFIG_ESP32S2_ULP_COPROC_RESERVE_MEM
/* RTC fast memory (same block as above), viewed from data bus
* TODO: check whether rtc_data_seg address is correct - IDF-760 */
rtc_data_seg(RW) : org = 0x3ff9e000, len = 0
/* RTC fast memory (same block as above), viewed from data bus */
rtc_data_seg(RW) : org = 0x3ff9e000, len = 0x2000
}
_static_data_end = _bss_end;