espressif/esp-idf
1
0
Fork 1
mirror of https://github.com/espressif/esp-idf.git synced 2025-10-03 18:40:59 +02:00
Code Issues Packages Projects Releases Wiki Activity

change(esp_hw_support): update pau regdma register driver for esp32h4beta5

Browse Source
This commit is contained in:
hebinglin
2025-07-11 11:32:36 +08:00
parent 1a367fa649
commit 6078f64be4
3 changed files with 26 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

15
components/hal/esp32h4/include/hal/lp_aon_ll.h
View File

@@ -91,6 +91,21 @@ static inline void lp_aon_ll_inform_wakeup_type(bool dslp)
REG_CLR_BIT(RTC_SLEEP_MODE_REG, BIT(0)); /* Tell rom to run light sleep wake stub */ REG_CLR_BIT(RTC_SLEEP_MODE_REG, BIT(0)); /* Tell rom to run light sleep wake stub */
} }
} }
/**
* @brief Set the maximum number of linked lists supported by REGDMA
* @param count: the maximum number of regdma link
*/
static inline void lp_aon_ll_set_regdma_link_count(int count)
{
HAL_FORCE_MODIFY_U32_REG_FIELD(LP_AON.backup_dma_cfg0, aon_branch_link_length_aon, count);
}
static inline void lp_aon_ll_set_regdma_link_addr(uint32_t addr)
{
HAL_FORCE_MODIFY_U32_REG_FIELD(LP_AON.backup_dma_cfg2, aon_link_addr_aon, addr);
}
#ifdef __cplusplus #ifdef __cplusplus
} }
#endif #endif

6
components/hal/esp32h4/include/hal/lp_timer_ll.h
View File

@@ -77,6 +77,12 @@ FORCE_INLINE_ATTR void lp_timer_ll_lp_alarm_intr_enable(lp_timer_dev_t *dev, boo
dev->lp_int_ena.main_timer_lp_int_ena = enable; dev->lp_int_ena.main_timer_lp_int_ena = enable;
} }
/* Record the start and finish times for one-time regdma work */
FORCE_INLINE_ATTR void lp_timer_ll_record_regdma_work_time_enable(lp_timer_dev_t *dev, bool en)
{
dev->update.main_timer_regdma_work = en;
}
#ifdef __cplusplus #ifdef __cplusplus
} }
#endif #endif

5
components/hal/esp32h4/include/hal/pau_ll.h
View File

@@ -84,6 +84,11 @@ static inline void pau_ll_set_regdma_timeout_read_mode_try_time(pau_dev_t *dev,
REG_SET_FIELD(LP_AON_BACKUP_DMA_CFG1_REG, LP_AON_LINK_WAIT_TOUT_THRES_AON, thres); REG_SET_FIELD(LP_AON_BACKUP_DMA_CFG1_REG, LP_AON_LINK_WAIT_TOUT_THRES_AON, thres);
} }
static inline void pau_ll_set_regdma_branch_max_link(pau_dev_t *dev, uint32_t max_link_len)
{
REG_SET_FIELD(LP_AON_BACKUP_DMA_CFG1_REG, LP_AON_BRANCH_LINK_LENGTH_AON, max_link_len);
}
static inline uint32_t pau_ll_get_regdma_current_link_addr(pau_dev_t *dev) static inline uint32_t pau_ll_get_regdma_current_link_addr(pau_dev_t *dev)
{ {
return dev->regdma_current_link_addr.val; return dev->regdma_current_link_addr.val;