espressif/esp-idf
1
0
Fork 1
mirror of https://github.com/espressif/esp-idf.git synced 2025-08-02 04:04:31 +02:00
Code Issues Packages Projects Releases Wiki Activity

RISC-V: fix usage of special register when interrupts are enabled

Browse Source
This commit is contained in:
Omar Chebib
2021-09-27 13:52:58 +08:00
parent 18612738db
commit 7cab983b86
1 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
components/riscv/vectors.S
View File

@@ -267,8 +267,8 @@ _interrupt_handler:
#endif #endif
/* call the C dispatcher */ /* call the C dispatcher */
mv a0, sp /* argument 1, stack pointer */ mv a0, sp /* argument 1, stack pointer */
csrr a1, mcause /* argument 2, interrupt number */ mv a1, s1 /* argument 2, interrupt number (mcause) */
/* mask off the interrupt flag of mcause */ /* mask off the interrupt flag of mcause */
li t0, 0x7fffffff li t0, 0x7fffffff
and a1, a1, t0 and a1, a1, t0
@@ -276,7 +276,7 @@ _interrupt_handler:
/* After dispatch c handler, disable interrupt to make freertos make context switch */ /* After dispatch c handler, disable interrupt to make freertos make context switch */
la t0, 0x8 li t0, 0x8
csrrc t0, mstatus, t0 csrrc t0, mstatus, t0
/* restore the interrupt threshold level */ /* restore the interrupt threshold level */