mirror of
https://github.com/espressif/esp-idf.git
synced 2025-07-30 18:57:19 +02:00
fix(ble): fix rtc freq set too high on ESP32-C2
(cherry picked from commit 6a80deac03
)
Co-authored-by: cjin <jinchen@espressif.com>
This commit is contained in:
@ -472,11 +472,12 @@ static DRAM_ATTR esp_pm_lock_handle_t s_pm_lock = NULL;
|
|||||||
#endif // CONFIG_PM_ENABLE
|
#endif // CONFIG_PM_ENABLE
|
||||||
#ifdef CONFIG_XTAL_FREQ_26
|
#ifdef CONFIG_XTAL_FREQ_26
|
||||||
#define MAIN_XTAL_FREQ_HZ (26000000)
|
#define MAIN_XTAL_FREQ_HZ (26000000)
|
||||||
|
static DRAM_ATTR uint32_t s_bt_lpclk_freq = 40000;
|
||||||
#else
|
#else
|
||||||
#define MAIN_XTAL_FREQ_HZ (40000000)
|
#define MAIN_XTAL_FREQ_HZ (40000000)
|
||||||
|
static DRAM_ATTR uint32_t s_bt_lpclk_freq = 32000;
|
||||||
#endif
|
#endif
|
||||||
static DRAM_ATTR modem_clock_lpclk_src_t s_bt_lpclk_src = MODEM_CLOCK_LPCLK_SRC_INVALID;
|
static DRAM_ATTR modem_clock_lpclk_src_t s_bt_lpclk_src = MODEM_CLOCK_LPCLK_SRC_INVALID;
|
||||||
static DRAM_ATTR uint32_t s_bt_lpclk_freq = 100000;
|
|
||||||
|
|
||||||
#define BLE_RTC_DELAY_US (1800)
|
#define BLE_RTC_DELAY_US (1800)
|
||||||
|
|
||||||
|
Reference in New Issue
Block a user