espressif/esp-idf
1
0
Fork 1
mirror of https://github.com/espressif/esp-idf.git synced 2025-08-06 22:24:33 +02:00
Code Issues Packages Projects Releases Wiki Activity

fix s3 efuse err address in block0

Browse Source
This commit is contained in:
wuzhenghui
2021-08-13 21:16:06 +08:00
parent 8e1b8194f5
commit 9c5d1c7fcf
2 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
components/soc/esp32s3/include/soc/efuse_reg.h
View File

@@ -1572,7 +1572,7 @@ apping gpio10 when both reg_dis_usb_jtag and reg_dis_pad_jtag are equal to 0..*/
#define EFUSE_DIS_DOWNLOAD_MODE_ERR_V 0x1 #define EFUSE_DIS_DOWNLOAD_MODE_ERR_V 0x1
#define EFUSE_DIS_DOWNLOAD_MODE_ERR_S 0 #define EFUSE_DIS_DOWNLOAD_MODE_ERR_S 0
#define EFUSE_RD_REPEAT_ERR4_REG (DR_REG_EFUSE_BASE + 0x190) #define EFUSE_RD_REPEAT_ERR4_REG (DR_REG_EFUSE_BASE + 0x18C)
/* EFUSE_RPT4_RESERVED2_ERR : RO ;bitpos:[23:0] ;default: 24'h0 ; */ /* EFUSE_RPT4_RESERVED2_ERR : RO ;bitpos:[23:0] ;default: 24'h0 ; */
/*description: If any bits in this filed are 1, then it indicates a programming error..*/ /*description: If any bits in this filed are 1, then it indicates a programming error..*/
#define EFUSE_RPT4_RESERVED2_ERR 0x00FFFFFF #define EFUSE_RPT4_RESERVED2_ERR 0x00FFFFFF

2
components/soc/esp32s3/include/soc/efuse_struct.h
View File

@@ -300,7 +300,6 @@ typedef volatile struct efuse_dev_s {
}; };
uint32_t val; uint32_t val;
} rd_repeat_err3; } rd_repeat_err3;
uint32_t reserved_18c;
union { union {
struct { struct {
uint32_t reg_rpt4_reserved2_err : 24; /*If any bits in this filed are 1, then it indicates a programming error.*/ uint32_t reg_rpt4_reserved2_err : 24; /*If any bits in this filed are 1, then it indicates a programming error.*/
@@ -308,6 +307,7 @@ typedef volatile struct efuse_dev_s {
}; };
uint32_t val; uint32_t val;
} rd_repeat_err4; } rd_repeat_err4;
uint32_t reserved_190;
uint32_t reserved_194; uint32_t reserved_194;
uint32_t reserved_198; uint32_t reserved_198;
uint32_t reserved_19c; uint32_t reserved_19c;