espressif/esp-idf
1
0
Fork 1
mirror of https://github.com/espressif/esp-idf.git synced 2025-07-31 11:17:20 +02:00
Code Issues Packages Projects Releases Wiki Activity

riscv: fix trigger add from trap handlers

Browse Source
This commit is contained in:
Alexey Lapshin
2023-04-19 20:19:40 +08:00
committed by BOT
parent d3da497c74
commit dacb36b422
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
components/riscv/include/riscv/rv_utils.h
View File

@ -132,7 +132,7 @@ FORCE_INLINE_ATTR void rv_utils_set_breakpoint(int bp_num, uint32_t bp_addr)
/* The code bellow sets breakpoint which will trigger `Breakpoint` exception /* The code bellow sets breakpoint which will trigger `Breakpoint` exception
* instead transfering control to debugger. */ * instead transfering control to debugger. */
RV_WRITE_CSR(tselect, bp_num); RV_WRITE_CSR(tselect, bp_num);
RV_WRITE_CSR(CSR_TCONTROL, TCONTROL_MTE); RV_WRITE_CSR(CSR_TCONTROL, TCONTROL_MPTE | TCONTROL_MTE);
RV_WRITE_CSR(CSR_TDATA1, TDATA1_USER | TDATA1_MACHINE | TDATA1_EXECUTE); RV_WRITE_CSR(CSR_TDATA1, TDATA1_USER | TDATA1_MACHINE | TDATA1_EXECUTE);
RV_WRITE_CSR(tdata2, bp_addr); RV_WRITE_CSR(tdata2, bp_addr);
} }