espressif/esp-idf
1
0
Fork 1
mirror of https://github.com/espressif/esp-idf.git synced 2025-10-02 18:10:57 +02:00
Code Issues Packages Projects Releases Wiki Activity

Merge branch 'fix/enable_dsi_phy_cfg_clk' into 'master'

Browse Source 
fix(dsi): enable dsi phy cfg clk

See merge request espressif/esp-idf!42043
This commit is contained in:
morris
2025-09-24 10:33:40 +08:00
parent 448f89e223 40ebbc279f
commit e05d890ea1
1 changed files with 4 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
components/esp_lcd/dsi/esp_lcd_mipi_dsi_bus.c
View File

@@ -46,6 +46,10 @@ esp_err_t esp_lcd_new_dsi_bus(const esp_lcd_dsi_bus_config_t *bus_config, esp_lc
#endif #endif
} }
ESP_GOTO_ON_ERROR(esp_clk_tree_enable_src((soc_module_clk_t)phy_clk_src, true), err, TAG, "clock source enable failed"); ESP_GOTO_ON_ERROR(esp_clk_tree_enable_src((soc_module_clk_t)phy_clk_src, true), err, TAG, "clock source enable failed");
// always use the default clock source for the DSI PHY configuration
ESP_GOTO_ON_ERROR(esp_clk_tree_enable_src((soc_module_clk_t)MIPI_DSI_PHY_CFG_CLK_SRC_DEFAULT, true), err, TAG, "clock source enable failed");
// enable the clock source for DSI PHY // enable the clock source for DSI PHY
PERIPH_RCC_ATOMIC() { PERIPH_RCC_ATOMIC() {
// set the DSI PHY configuration clock // set the DSI PHY configuration clock