espressif/esp-idf
1
0
Fork 1
mirror of https://github.com/espressif/esp-idf.git synced 2025-11-07 10:31:43 +01:00
Code Issues Packages Projects Releases Wiki Activity
41,197 Commits 22 Branches 170 Tags
24272610b29d14295293faad926266861fc88d08
Commit Graph

4 Commits

Author SHA1 Message Date
morris
24272610b2 refactor(soc): reformat code with astyle 2024-11-22 11:09:38 +08:00
wuzhenghui
a898c3ddc6 soc: regenerate modem header with regtool 2022-12-27 21:31:21 +08:00
Song Ruo Jing
182e937c5a clk_tree: Add basic clock support for esp32c6 
- Support SOC ROOT clock source switch
    - Support CPU frequency change
    - Support RTC SLOW clock source switch
    - Support RTC SLOW clock + RC FAST calibration

    Remove FPGA build for esp32c6
 2022-12-13 19:18:34 +08:00
wuzhenghui
ffab6ce1bb add modem reg headers 2022-11-18 11:17:04 +08:00