mirror of
https://github.com/espressif/esp-idf.git
synced 2025-11-04 09:01:40 +01:00
236 lines
11 KiB
C
236 lines
11 KiB
C
// Copyright 2015-2017 Espressif Systems (Shanghai) PTE LTD
|
|
//
|
|
// Licensed under the Apache License, Version 2.0 (the "License");
|
|
// you may not use this file except in compliance with the License.
|
|
// You may obtain a copy of the License at
|
|
//
|
|
// http://www.apache.org/licenses/LICENSE-2.0
|
|
//
|
|
// Unless required by applicable law or agreed to in writing, software
|
|
// distributed under the License is distributed on an "AS IS" BASIS,
|
|
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
// See the License for the specific language governing permissions and
|
|
// limitations under the License.
|
|
|
|
#include <stdint.h>
|
|
|
|
#include "soc/soc.h"
|
|
#include "soc/rtc.h"
|
|
#include "soc/rtc_cntl_reg.h"
|
|
#include "soc/dport_reg.h"
|
|
#include "soc/efuse_periph.h"
|
|
#include "soc/gpio_reg.h"
|
|
#include "soc/spi_mem_reg.h"
|
|
#include "i2c_rtc_clk.h"
|
|
|
|
/* Various delays to be programmed into power control state machines */
|
|
#define RTC_CNTL_XTL_BUF_WAIT_SLP 2
|
|
#define RTC_CNTL_PLL_BUF_WAIT_SLP 2
|
|
#define RTC_CNTL_CK8M_WAIT_SLP 4
|
|
#define OTHER_BLOCKS_POWERUP 1
|
|
#define OTHER_BLOCKS_WAIT 1
|
|
|
|
#define ROM_RAM_POWERUP_CYCLES OTHER_BLOCKS_POWERUP
|
|
#define ROM_RAM_WAIT_CYCLES OTHER_BLOCKS_WAIT
|
|
|
|
#define WIFI_POWERUP_CYCLES OTHER_BLOCKS_POWERUP
|
|
#define WIFI_WAIT_CYCLES OTHER_BLOCKS_WAIT
|
|
|
|
#define RTC_POWERUP_CYCLES OTHER_BLOCKS_POWERUP
|
|
#define RTC_WAIT_CYCLES OTHER_BLOCKS_WAIT
|
|
|
|
#define DG_WRAP_POWERUP_CYCLES OTHER_BLOCKS_POWERUP
|
|
#define DG_WRAP_WAIT_CYCLES OTHER_BLOCKS_WAIT
|
|
|
|
#define RTC_MEM_POWERUP_CYCLES OTHER_BLOCKS_POWERUP
|
|
#define RTC_MEM_WAIT_CYCLES OTHER_BLOCKS_WAIT
|
|
|
|
#ifndef CONFIG_HARDWARE_IS_FPGA
|
|
void rtc_init(rtc_config_t cfg)
|
|
{
|
|
CLEAR_PERI_REG_MASK(RTC_CNTL_ANA_CONF_REG, RTC_CNTL_PVTMON_PU);
|
|
rtc_clk_set_xtal_wait();
|
|
REG_SET_FIELD(RTC_CNTL_TIMER1_REG, RTC_CNTL_PLL_BUF_WAIT, cfg.pll_wait);
|
|
REG_SET_FIELD(RTC_CNTL_TIMER1_REG, RTC_CNTL_CK8M_WAIT, cfg.ck8m_wait);
|
|
|
|
/* Moved from rtc sleep to rtc init to save sleep function running time */
|
|
// set shortest possible sleep time limit
|
|
REG_SET_FIELD(RTC_CNTL_TIMER5_REG, RTC_CNTL_MIN_SLP_VAL, RTC_CNTL_MIN_SLP_VAL_MIN);
|
|
|
|
/* This power domian removed
|
|
* set rom&ram timer
|
|
* REG_SET_FIELD(RTC_CNTL_TIMER3_REG, RTC_CNTL_ROM_RAM_POWERUP_TIMER, ROM_RAM_POWERUP_CYCLES);
|
|
* REG_SET_FIELD(RTC_CNTL_TIMER3_REG, RTC_CNTL_ROM_RAM_WAIT_TIMER, ROM_RAM_WAIT_CYCLES);
|
|
*/
|
|
// set wifi timer
|
|
REG_SET_FIELD(RTC_CNTL_TIMER3_REG, RTC_CNTL_WIFI_POWERUP_TIMER, WIFI_POWERUP_CYCLES);
|
|
REG_SET_FIELD(RTC_CNTL_TIMER3_REG, RTC_CNTL_WIFI_WAIT_TIMER, WIFI_WAIT_CYCLES);
|
|
// set rtc peri timer
|
|
REG_SET_FIELD(RTC_CNTL_TIMER4_REG, RTC_CNTL_POWERUP_TIMER, RTC_POWERUP_CYCLES);
|
|
REG_SET_FIELD(RTC_CNTL_TIMER4_REG, RTC_CNTL_WAIT_TIMER, RTC_WAIT_CYCLES);
|
|
// set digital wrap timer
|
|
REG_SET_FIELD(RTC_CNTL_TIMER4_REG, RTC_CNTL_DG_WRAP_POWERUP_TIMER, DG_WRAP_POWERUP_CYCLES);
|
|
REG_SET_FIELD(RTC_CNTL_TIMER4_REG, RTC_CNTL_DG_WRAP_WAIT_TIMER, DG_WRAP_WAIT_CYCLES);
|
|
// set rtc memory timer
|
|
REG_SET_FIELD(RTC_CNTL_TIMER5_REG, RTC_CNTL_RTCMEM_POWERUP_TIMER, RTC_MEM_POWERUP_CYCLES);
|
|
REG_SET_FIELD(RTC_CNTL_TIMER5_REG, RTC_CNTL_RTCMEM_WAIT_TIMER, RTC_MEM_WAIT_CYCLES);
|
|
|
|
SET_PERI_REG_MASK(RTC_CNTL_BIAS_CONF_REG,
|
|
RTC_CNTL_DEC_HEARTBEAT_WIDTH | RTC_CNTL_INC_HEARTBEAT_PERIOD);
|
|
|
|
/* Reset RTC bias to default value (needed if waking up from deep sleep) */
|
|
REG_SET_FIELD(RTC_CNTL_REG, RTC_CNTL_DBIAS_WAK, RTC_CNTL_DBIAS_1V10);
|
|
REG_SET_FIELD(RTC_CNTL_REG, RTC_CNTL_DBIAS_SLP, RTC_CNTL_DBIAS_1V10);
|
|
|
|
if (cfg.clkctl_init) {
|
|
//clear CMMU clock force on
|
|
CLEAR_PERI_REG_MASK(DPORT_PRO_CACHE_MMU_POWER_CTRL_REG, DPORT_PRO_CACHE_MMU_MEM_FORCE_ON);
|
|
//clear rom clock force on
|
|
REG_SET_FIELD(DPORT_ROM_CTRL_0_REG, DPORT_ROM_FO, 0);
|
|
//clear sram clock force on
|
|
REG_SET_FIELD(DPORT_SRAM_CTRL_0_REG, DPORT_SRAM_FO, 0);
|
|
//clear tag clock force on
|
|
CLEAR_PERI_REG_MASK(DPORT_PRO_DCACHE_TAG_POWER_CTRL_REG, DPORT_PRO_DCACHE_TAG_MEM_FORCE_ON);
|
|
CLEAR_PERI_REG_MASK(DPORT_PRO_ICACHE_TAG_POWER_CTRL_REG, DPORT_PRO_ICACHE_TAG_MEM_FORCE_ON);
|
|
//clear register clock force on
|
|
CLEAR_PERI_REG_MASK(SPI_MEM_CLOCK_GATE_REG(0), SPI_MEM_CLK_EN);
|
|
CLEAR_PERI_REG_MASK(SPI_MEM_CLOCK_GATE_REG(1), SPI_MEM_CLK_EN);
|
|
}
|
|
if (cfg.pwrctl_init) {
|
|
CLEAR_PERI_REG_MASK(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_CK8M_FORCE_PU);
|
|
//cancel xtal force pu if no need to force power up
|
|
//cannot cancel xtal force pu if pll is force power on
|
|
if (!(cfg.xtal_fpu | cfg.bbpll_fpu)) {
|
|
CLEAR_PERI_REG_MASK(RTC_CNTL_OPTIONS0_REG, RTC_CNTL_XTL_FORCE_PU);
|
|
} else {
|
|
SET_PERI_REG_MASK(RTC_CNTL_OPTIONS0_REG, RTC_CNTL_XTL_FORCE_PU);
|
|
}
|
|
// cancel BIAS force pu
|
|
// CLEAR_PERI_REG_MASK(RTC_CNTL_OPTIONS0_REG, RTC_CNTL_BIAS_CORE_FORCE_PU);
|
|
// CLEAR_PERI_REG_MASK(RTC_CNTL_OPTIONS0_REG, RTC_CNTL_BIAS_I2C_FORCE_PU);
|
|
CLEAR_PERI_REG_MASK(RTC_CNTL_OPTIONS0_REG, RTC_CNTL_BIAS_FORCE_NOSLEEP);
|
|
// bias follow 8M
|
|
// SET_PERI_REG_MASK(RTC_CNTL_OPTIONS0_REG, RTC_CNTL_BIAS_CORE_FOLW_8M);
|
|
// SET_PERI_REG_MASK(RTC_CNTL_OPTIONS0_REG, RTC_CNTL_BIAS_I2C_FOLW_8M);
|
|
SET_PERI_REG_MASK(RTC_CNTL_OPTIONS0_REG, RTC_CNTL_BIAS_SLEEP_FOLW_8M);
|
|
// CLEAR APLL close
|
|
CLEAR_PERI_REG_MASK(RTC_CNTL_ANA_CONF_REG, RTC_CNTL_PLLA_FORCE_PU);
|
|
SET_PERI_REG_MASK(RTC_CNTL_ANA_CONF_REG, RTC_CNTL_PLLA_FORCE_PD);
|
|
|
|
//cancel bbpll force pu if setting no force power up
|
|
if (!cfg.bbpll_fpu) {
|
|
CLEAR_PERI_REG_MASK(RTC_CNTL_OPTIONS0_REG, RTC_CNTL_BBPLL_FORCE_PU);
|
|
CLEAR_PERI_REG_MASK(RTC_CNTL_OPTIONS0_REG, RTC_CNTL_BBPLL_I2C_FORCE_PU);
|
|
CLEAR_PERI_REG_MASK(RTC_CNTL_OPTIONS0_REG, RTC_CNTL_BB_I2C_FORCE_PU);
|
|
} else {
|
|
SET_PERI_REG_MASK(RTC_CNTL_OPTIONS0_REG, RTC_CNTL_BBPLL_FORCE_PU);
|
|
SET_PERI_REG_MASK(RTC_CNTL_OPTIONS0_REG, RTC_CNTL_BBPLL_I2C_FORCE_PU);
|
|
SET_PERI_REG_MASK(RTC_CNTL_OPTIONS0_REG, RTC_CNTL_BB_I2C_FORCE_PU);
|
|
}
|
|
//cancel RTC REG force PU
|
|
CLEAR_PERI_REG_MASK(RTC_CNTL_PWC_REG, RTC_CNTL_PWC_FORCE_PU);
|
|
CLEAR_PERI_REG_MASK(RTC_CNTL_REG, RTC_CNTL_REGULATOR_FORCE_PU);
|
|
CLEAR_PERI_REG_MASK(RTC_CNTL_REG, RTC_CNTL_DBOOST_FORCE_PU);
|
|
|
|
//combine two rtc memory options
|
|
CLEAR_PERI_REG_MASK(RTC_CNTL_PWC_REG, RTC_CNTL_MEM_FORCE_PU);
|
|
CLEAR_PERI_REG_MASK(RTC_CNTL_PWC_REG, RTC_CNTL_MEM_FORCE_NOISO);
|
|
|
|
if (cfg.rtc_dboost_fpd) {
|
|
SET_PERI_REG_MASK(RTC_CNTL_REG, RTC_CNTL_DBOOST_FORCE_PD);
|
|
} else {
|
|
CLEAR_PERI_REG_MASK(RTC_CNTL_REG, RTC_CNTL_DBOOST_FORCE_PD);
|
|
}
|
|
//cancel digital pu force
|
|
CLEAR_PERI_REG_MASK(RTC_CNTL_PWC_REG, RTC_CNTL_MEM_FORCE_PU);
|
|
|
|
/* If this mask is enabled, all soc memories cannot enter power down mode */
|
|
/* We should control soc memory power down mode from RTC, so we will not touch this register any more */
|
|
CLEAR_PERI_REG_MASK(DPORT_MEM_PD_MASK_REG, DPORT_LSLP_MEM_PD_MASK);
|
|
/* If this pd_cfg is set to 1, all memory won't enter low power mode during light sleep */
|
|
/* If this pd_cfg is set to 0, all memory will enter low power mode during light sleep */
|
|
rtc_sleep_pd_config_t pd_cfg = RTC_SLEEP_PD_CONFIG_ALL(0);
|
|
rtc_sleep_pd(pd_cfg);
|
|
|
|
CLEAR_PERI_REG_MASK(RTC_CNTL_DIG_PWC_REG, RTC_CNTL_DG_WRAP_FORCE_PU);
|
|
CLEAR_PERI_REG_MASK(RTC_CNTL_DIG_PWC_REG, RTC_CNTL_WIFI_FORCE_PU);
|
|
// ROM_RAM power domain is removed
|
|
// CLEAR_PERI_REG_MASK(RTC_CNTL_DIG_PWC_REG, RTC_CNTL_CPU_ROM_RAM_FORCE_PU);
|
|
CLEAR_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_DG_WRAP_FORCE_NOISO);
|
|
CLEAR_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_WIFI_FORCE_NOISO);
|
|
// CLEAR_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_CPU_ROM_RAM_FORCE_NOISO);
|
|
CLEAR_PERI_REG_MASK(RTC_CNTL_PWC_REG, RTC_CNTL_FORCE_NOISO);
|
|
//cancel digital PADS force no iso
|
|
if (cfg.cpu_waiti_clk_gate){
|
|
CLEAR_PERI_REG_MASK(DPORT_CPU_PER_CONF_REG, DPORT_CPU_WAIT_MODE_FORCE_ON);
|
|
}
|
|
else{
|
|
SET_PERI_REG_MASK(DPORT_CPU_PER_CONF_REG, DPORT_CPU_WAIT_MODE_FORCE_ON);
|
|
}
|
|
/*if DPORT_CPU_WAIT_MODE_FORCE_ON == 0 , the cpu clk will be closed when cpu enter WAITI mode*/
|
|
|
|
#ifdef CONFIG_CHIP_IS_ESP32
|
|
CLEAR_PERI_REG_MASK(RTC_CNTL_PWC_REG, RTC_CNTL_PAD_FORCE_UNHOLD);
|
|
CLEAR_PERI_REG_MASK(RTC_CNTL_PWC_REG, RTC_CNTL_PAD_FORCE_NOISO);
|
|
#endif
|
|
CLEAR_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_DG_PAD_FORCE_UNHOLD);
|
|
CLEAR_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_DG_PAD_FORCE_NOISO);
|
|
#ifdef CONFIG_CHIP_IS_ESP32
|
|
SET_PERI_REG_MASK(RTC_CNTL_PWC_REG, RTC_CNTL_PAD_AUTOHOLD_EN);
|
|
SET_PERI_REG_MASK(RTC_CNTL_PWC_REG, RTC_CNTL_DG_PAD_AUTOHOLD_EN);
|
|
#endif
|
|
}
|
|
}
|
|
#endif
|
|
|
|
rtc_vddsdio_config_t rtc_vddsdio_get_config(void)
|
|
{
|
|
rtc_vddsdio_config_t result;
|
|
uint32_t sdio_conf_reg = REG_READ(RTC_CNTL_SDIO_CONF_REG);
|
|
result.drefh = (sdio_conf_reg & RTC_CNTL_DREFH_SDIO_M) >> RTC_CNTL_DREFH_SDIO_S;
|
|
result.drefm = (sdio_conf_reg & RTC_CNTL_DREFM_SDIO_M) >> RTC_CNTL_DREFM_SDIO_S;
|
|
result.drefl = (sdio_conf_reg & RTC_CNTL_DREFL_SDIO_M) >> RTC_CNTL_DREFL_SDIO_S;
|
|
if (sdio_conf_reg & RTC_CNTL_SDIO_FORCE) {
|
|
// Get configuration from RTC
|
|
result.force = 1;
|
|
result.enable = (sdio_conf_reg & RTC_CNTL_XPD_SDIO_REG_M) >> RTC_CNTL_XPD_SDIO_REG_S;
|
|
result.tieh = (sdio_conf_reg & RTC_CNTL_SDIO_TIEH_M) >> RTC_CNTL_SDIO_TIEH_S;
|
|
return result;
|
|
} else {
|
|
result.force = 0;
|
|
}
|
|
uint32_t efuse_reg = REG_READ(EFUSE_RD_REPEAT_DATA1_REG);
|
|
if (efuse_reg & EFUSE_SDIO_FORCE) {
|
|
// Get configuration from EFUSE
|
|
result.enable = (efuse_reg & EFUSE_SDIO_XPD_M) >> EFUSE_SDIO_XPD_S;
|
|
result.tieh = (efuse_reg & EFUSE_SDIO_TIEH_M) >> EFUSE_SDIO_TIEH_S;
|
|
|
|
result.drefm = (efuse_reg & EFUSE_SDIO_DREFM_M) >> EFUSE_SDIO_DREFM_S;
|
|
result.drefl = (efuse_reg & EFUSE_SDIO_DREFL_M) >> EFUSE_SDIO_DREFL_S;
|
|
|
|
efuse_reg = REG_READ(EFUSE_RD_REPEAT_DATA0_REG);
|
|
result.drefh = (efuse_reg & EFUSE_SDIO_DREFH_M) >> EFUSE_SDIO_DREFH_S;
|
|
|
|
return result;
|
|
}
|
|
|
|
// Otherwise, VDD_SDIO is controlled by bootstrapping pin
|
|
uint32_t strap_reg = REG_READ(GPIO_STRAP_REG);
|
|
result.tieh = (strap_reg & BIT(5)) ? RTC_VDDSDIO_TIEH_1_8V : RTC_VDDSDIO_TIEH_3_3V;
|
|
result.enable = 1;
|
|
return result;
|
|
}
|
|
|
|
void rtc_vddsdio_set_config(rtc_vddsdio_config_t config)
|
|
{
|
|
uint32_t val = 0;
|
|
val |= (config.force << RTC_CNTL_SDIO_FORCE_S);
|
|
val |= (config.enable << RTC_CNTL_XPD_SDIO_REG_S);
|
|
val |= (config.drefh << RTC_CNTL_DREFH_SDIO_S);
|
|
val |= (config.drefm << RTC_CNTL_DREFM_SDIO_S);
|
|
val |= (config.drefl << RTC_CNTL_DREFL_SDIO_S);
|
|
val |= (config.tieh << RTC_CNTL_SDIO_TIEH_S);
|
|
val |= RTC_CNTL_SDIO_PD_EN;
|
|
REG_WRITE(RTC_CNTL_SDIO_CONF_REG, val);
|
|
}
|