mirror of
https://github.com/espressif/esp-idf.git
synced 2025-10-31 15:11:40 +01:00
40f3bc2e57
- Support SOC ROOT clock source switch - Support CPU frequency change - Support RTC SLOW clock source switch - Support RTC SLOW clock + RC FAST calibration - Remove FPGA build
86 lines
2.4 KiB
C
86 lines
2.4 KiB
C
/*
|
|
* SPDX-FileCopyrightText: 2023-2024 Espressif Systems (Shanghai) CO LTD
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#include "soc/clkout_channel.h"
|
|
#include "hal/assert.h"
|
|
#include "hal/clk_tree_hal.h"
|
|
#include "hal/clk_tree_ll.h"
|
|
#include "hal/gpio_ll.h"
|
|
#include "hal/log.h"
|
|
#include "sdkconfig.h"
|
|
|
|
uint32_t clk_hal_soc_root_get_freq_mhz(soc_cpu_clk_src_t cpu_clk_src)
|
|
{
|
|
switch (cpu_clk_src) {
|
|
case SOC_CPU_CLK_SRC_XTAL:
|
|
return clk_hal_xtal_get_freq_mhz();
|
|
case SOC_CPU_CLK_SRC_PLL_F160M:
|
|
return CLK_LL_PLL_160M_FREQ_MHZ;
|
|
case SOC_CPU_CLK_SRC_PLL_F240M:
|
|
return CLK_LL_PLL_240M_FREQ_MHZ;
|
|
case SOC_CPU_CLK_SRC_RC_FAST:
|
|
return SOC_CLK_RC_FAST_FREQ_APPROX / MHZ;
|
|
default:
|
|
// Unknown CPU_CLK mux input
|
|
HAL_ASSERT(false);
|
|
return 0;
|
|
}
|
|
}
|
|
|
|
uint32_t clk_hal_cpu_get_freq_hz(void)
|
|
{
|
|
soc_cpu_clk_src_t source = clk_ll_cpu_get_src();
|
|
uint32_t divider = clk_ll_cpu_get_divider();
|
|
return clk_hal_soc_root_get_freq_mhz(source) * MHZ / divider;
|
|
}
|
|
|
|
uint32_t clk_hal_ahb_get_freq_hz(void)
|
|
{
|
|
soc_cpu_clk_src_t source = clk_ll_cpu_get_src();
|
|
uint32_t divider = clk_ll_ahb_get_divider();
|
|
return clk_hal_soc_root_get_freq_mhz(source) * MHZ / divider;
|
|
}
|
|
|
|
uint32_t clk_hal_apb_get_freq_hz(void)
|
|
{
|
|
return clk_hal_ahb_get_freq_hz() / clk_ll_apb_get_divider();
|
|
}
|
|
|
|
uint32_t clk_hal_lp_slow_get_freq_hz(void)
|
|
{
|
|
switch (clk_ll_rtc_slow_get_src()) {
|
|
case SOC_RTC_SLOW_CLK_SRC_RC_SLOW:
|
|
return SOC_CLK_RC_SLOW_FREQ_APPROX;
|
|
case SOC_RTC_SLOW_CLK_SRC_XTAL32K:
|
|
return SOC_CLK_XTAL32K_FREQ_APPROX;
|
|
case SOC_RTC_SLOW_CLK_SRC_OSC_SLOW:
|
|
return SOC_CLK_OSC_SLOW_FREQ_APPROX;
|
|
case SOC_RTC_SLOW_CLK_SRC_RC32K:
|
|
return SOC_CLK_RC32K_FREQ_APPROX;
|
|
default:
|
|
// Unknown RTC_SLOW_CLK mux input
|
|
HAL_ASSERT(false);
|
|
return 0;
|
|
}
|
|
}
|
|
|
|
uint32_t clk_hal_xtal_get_freq_mhz(void)
|
|
{
|
|
uint32_t freq = clk_ll_xtal_get_freq_mhz();
|
|
HAL_ASSERT(freq == SOC_XTAL_FREQ_48M || freq == SOC_XTAL_FREQ_40M);
|
|
return freq;
|
|
}
|
|
|
|
void clk_hal_clock_output_setup(soc_clkout_sig_id_t clk_sig, clock_out_channel_t channel_id)
|
|
{
|
|
gpio_ll_set_pin_ctrl(clk_sig, CLKOUT_CHANNEL_MASK(channel_id), CLKOUT_CHANNEL_SHIFT(channel_id));
|
|
}
|
|
|
|
void clk_hal_clock_output_teardown(clock_out_channel_t channel_id)
|
|
{
|
|
gpio_ll_set_pin_ctrl(0, CLKOUT_CHANNEL_MASK(channel_id), CLKOUT_CHANNEL_SHIFT(channel_id));
|
|
}
|