mirror of
				https://github.com/espressif/esp-idf.git
				synced 2025-11-04 00:51:42 +01:00 
			
		
		
		
	
		
			
				
	
	
		
			114 lines
		
	
	
		
			3.4 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			114 lines
		
	
	
		
			3.4 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
/*
 | 
						|
 * SPDX-FileCopyrightText: 2020-2022 Espressif Systems (Shanghai) CO LTD
 | 
						|
 *
 | 
						|
 * SPDX-License-Identifier: Apache-2.0
 | 
						|
 */
 | 
						|
 | 
						|
#pragma once
 | 
						|
 | 
						|
#include "xtensa/xtruntime.h"
 | 
						|
 | 
						|
#define RSR(reg, at)         asm volatile ("rsr %0, %1" : "=r" (at) : "i" (reg))
 | 
						|
#define WSR(reg, at)         asm volatile ("wsr %0, %1" : : "r" (at), "i" (reg))
 | 
						|
#define XSR(reg, at)         asm volatile ("xsr %0, %1" : "+r" (at) : "i" (reg))
 | 
						|
 | 
						|
#define RER(reg, at)         asm volatile ("rer %0, %1" : "=r" (at) : "r" (reg))
 | 
						|
 | 
						|
#define WITLB(at, as)        asm volatile ("witlb  %0, %1; \n isync \n " : : "r" (at), "r" (as))
 | 
						|
#define WDTLB(at, as)        asm volatile ("wdtlb  %0, %1; \n dsync \n " : : "r" (at), "r" (as))
 | 
						|
 | 
						|
#define EXTRA_SAVE_AREA_SIZE 32
 | 
						|
#define BASE_SAVE_AREA_SIZE  16
 | 
						|
#define SAVE_AREA_OFFSET (EXTRA_SAVE_AREA_SIZE + BASE_SAVE_AREA_SIZE)
 | 
						|
#define BASE_AREA_SP_OFFSET  12
 | 
						|
 | 
						|
/* The SET_STACK implements a setting a new stack pointer (sp or a1).
 | 
						|
 * to do this the need reset PS_WOE, reset WINDOWSTART, update SP, and return PS_WOE.
 | 
						|
 *
 | 
						|
 * In addition, if a windowOverflow8/12 happens the exception handler expects to be able to look at
 | 
						|
 * the previous frames stackpointer to find the extra save area. So this function will reserve space
 | 
						|
 * for this area as well as initialise the previous sp that points to it
 | 
						|
 *
 | 
						|
 * Note: It has 2 implementations one for using in assembler files (*.S) and one for using in C.
 | 
						|
 *
 | 
						|
 * C code prototype for SET_STACK:
 | 
						|
 *   uint32_t ps_reg;
 | 
						|
 *   uint32_t w_base;
 | 
						|
 *
 | 
						|
 *   uint32_t sp = (uint32_t)new_sp - SAVE_AREA_OFFSET; \
 | 
						|
    *(uint32_t*)(sp - 12) = (uint32_t)new_sp; \
 | 
						|
 | 
						|
 *   RSR(PS, ps_reg);
 | 
						|
 *   ps_reg &= ~(PS_WOE_MASK | PS_OWB_MASK | PS_CALLINC_MASK);
 | 
						|
 *   WSR(PS, ps_reg);
 | 
						|
 *
 | 
						|
 *   RSR(WINDOWBASE, w_base);
 | 
						|
 *   WSR(WINDOWSTART, (1 << w_base));
 | 
						|
 *
 | 
						|
 *   asm volatile ( "movi sp, "XTSTR( (SOC_DRAM_LOW + (SOC_DRAM_HIGH - SOC_DRAM_LOW) / 2) )"");
 | 
						|
 *
 | 
						|
 *   RSR(PS, ps_reg);
 | 
						|
 *   ps_reg |= (PS_WOE_MASK);
 | 
						|
 *   WSR(PS, ps_reg);
 | 
						|
*/
 | 
						|
#ifdef __ASSEMBLER__
 | 
						|
    .macro SET_STACK  new_sp tmp1 tmp2
 | 
						|
    addi tmp1, new_sp, -SAVE_AREA_OFFSET
 | 
						|
    addi tmp2, tmp1, -BASE_AREA_SP_OFFSET
 | 
						|
    s32i new_sp, tmp2, 0
 | 
						|
    addi new_sp, tmp1, 0
 | 
						|
    rsr.ps \tmp1
 | 
						|
    movi \tmp2, ~(PS_WOE_MASK | PS_OWB_MASK | PS_CALLINC_MASK)
 | 
						|
    and \tmp1, \tmp1, \tmp2
 | 
						|
    wsr.ps \tmp1
 | 
						|
    rsync
 | 
						|
 | 
						|
    rsr.windowbase \tmp1
 | 
						|
    ssl	\tmp1
 | 
						|
    movi \tmp1, 1
 | 
						|
    sll	\tmp1, \tmp1
 | 
						|
    wsr.windowstart \tmp1
 | 
						|
    rsync
 | 
						|
 | 
						|
    mov sp, \new_sp
 | 
						|
 | 
						|
    rsr.ps \tmp1
 | 
						|
    movi \tmp2, (PS_WOE)
 | 
						|
    or \tmp1, \tmp1, \tmp2
 | 
						|
    wsr.ps \tmp1
 | 
						|
    rsync
 | 
						|
    .endm
 | 
						|
#else
 | 
						|
 | 
						|
#define SET_STACK(new_sp) \
 | 
						|
    do { \
 | 
						|
        uint32_t sp = (uint32_t)new_sp - SAVE_AREA_OFFSET; \
 | 
						|
        *(uint32_t*)(sp - BASE_AREA_SP_OFFSET) = (uint32_t)new_sp; \
 | 
						|
        const uint32_t mask = ~(PS_WOE_MASK | PS_OWB_MASK | PS_CALLINC_MASK); \
 | 
						|
        uint32_t tmp1 = 0, tmp2 = 0; \
 | 
						|
        asm volatile ( \
 | 
						|
          "rsr.ps %1 \n"\
 | 
						|
          "and %1, %1, %3 \n"\
 | 
						|
          "wsr.ps %1 \n"\
 | 
						|
          "rsync \n"\
 | 
						|
          " \n"\
 | 
						|
          "rsr.windowbase %1 \n"\
 | 
						|
          "ssl	%1 \n"\
 | 
						|
          "movi %1, 1 \n"\
 | 
						|
          "sll	%1, %1 \n"\
 | 
						|
          "wsr.windowstart %1 \n"\
 | 
						|
          "rsync \n"\
 | 
						|
          " \n"\
 | 
						|
          "movi a0, 0\n" \
 | 
						|
          "mov sp, %0 \n"\
 | 
						|
          "rsr.ps %1 \n"\
 | 
						|
          " \n"\
 | 
						|
          "movi %2, " XTSTR( PS_WOE_MASK ) "\n"\
 | 
						|
          " \n"\
 | 
						|
          "or %1, %1, %2 \n"\
 | 
						|
          "wsr.ps %1 \n"\
 | 
						|
          "rsync \n"\
 | 
						|
          : "+r"(sp), "+r"(tmp1), "+r"(tmp2) : "r"(mask)); \
 | 
						|
    } while (0);
 | 
						|
#endif // __ASSEMBLER__
 |