mirror of
				https://github.com/espressif/esp-idf.git
				synced 2025-11-04 09:01:40 +01:00 
			
		
		
		
	- CRC for core dump flash partition config - Tasks with corrupted TCBs are skipped - Assertions to check that nothing is written beyond core dump flash partition
		
			
				
	
	
		
			84 lines
		
	
	
		
			1.9 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			84 lines
		
	
	
		
			1.9 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
#ifndef PANIC_H
 | 
						|
#define PANIC_H
 | 
						|
 | 
						|
#ifdef __cplusplus
 | 
						|
extern "C"
 | 
						|
{
 | 
						|
#endif
 | 
						|
 | 
						|
#define PANIC_RSN_NONE 0
 | 
						|
#define PANIC_RSN_DEBUGEXCEPTION 1
 | 
						|
#define PANIC_RSN_DOUBLEEXCEPTION 2
 | 
						|
#define PANIC_RSN_KERNELEXCEPTION 3
 | 
						|
#define PANIC_RSN_COPROCEXCEPTION 4
 | 
						|
#define PANIC_RSN_INTWDT_CPU0 5
 | 
						|
#define PANIC_RSN_INTWDT_CPU1 6
 | 
						|
#define PANIC_RSN_CACHEERR 7
 | 
						|
#define PANIC_RSN_MAX 7
 | 
						|
 | 
						|
 | 
						|
#ifndef __ASSEMBLER__
 | 
						|
 | 
						|
#include "esp_err.h"
 | 
						|
 | 
						|
 | 
						|
/**
 | 
						|
 * @brief If an OCD is connected over JTAG. set breakpoint 0 to the given function 
 | 
						|
 *        address. Do nothing otherwise.
 | 
						|
 * @param data  Pointer to the target breakpoint position
 | 
						|
 */
 | 
						|
 | 
						|
void esp_set_breakpoint_if_jtag(void *fn);
 | 
						|
 | 
						|
#define ESP_WATCHPOINT_LOAD 0x40000000
 | 
						|
#define ESP_WATCHPOINT_STORE 0x80000000
 | 
						|
#define ESP_WATCHPOINT_ACCESS 0xC0000000
 | 
						|
 | 
						|
/**
 | 
						|
 * @brief Set a watchpoint to break/panic when a certain memory range is accessed.
 | 
						|
 *
 | 
						|
 * @param no Watchpoint number. On the ESP32, this can be 0 or 1.
 | 
						|
 * @param adr Base address to watch
 | 
						|
 * @param size Size of the region, starting at the base address, to watch. Must
 | 
						|
 *             be one of 2^n, with n in [0..6].
 | 
						|
 * @param flags One of ESP_WATCHPOINT_* flags
 | 
						|
 *
 | 
						|
 * @return ESP_ERR_INVALID_ARG on invalid arg, ESP_OK otherwise
 | 
						|
 *
 | 
						|
 * @warning The ESP32 watchpoint hardware watches a region of bytes by effectively 
 | 
						|
 *          masking away the lower n bits for a region with size 2^n. If adr does
 | 
						|
 *          not have zero for these lower n bits, you may not be watching the
 | 
						|
 *          region you intended.
 | 
						|
 */
 | 
						|
esp_err_t esp_set_watchpoint(int no, void *adr, int size, int flags);
 | 
						|
 | 
						|
 | 
						|
/**
 | 
						|
 * @brief Clear a watchpoint
 | 
						|
 *
 | 
						|
 * @param no Watchpoint to clear
 | 
						|
 *
 | 
						|
 */
 | 
						|
void esp_clear_watchpoint(int no);
 | 
						|
 | 
						|
 | 
						|
/**
 | 
						|
 * @brief Stops panic WDT
 | 
						|
 */
 | 
						|
void esp_panic_wdt_stop(void);
 | 
						|
 | 
						|
/**
 | 
						|
 * @brief Checks stack pointer
 | 
						|
 */
 | 
						|
static inline bool esp_stack_ptr_is_sane(uint32_t sp)
 | 
						|
{
 | 
						|
	return !(sp < 0x3ffae010UL || sp > 0x3ffffff0UL || ((sp & 0xf) != 0));
 | 
						|
}
 | 
						|
#endif
 | 
						|
 | 
						|
#ifdef __cplusplus
 | 
						|
}
 | 
						|
#endif
 | 
						|
 | 
						|
#endif
 |