Angus Gratton
420aef1ffe
Updates for riscv support
...
* Target components pull in xtensa component directly
* Use CPU HAL where applicable
* Remove unnecessary xtensa headers
* Compilation changes necessary to support non-xtensa gcc types (ie int32_t/uint32_t is no
longer signed/unsigned int).
Changes come from internal branch commit a6723fc
2020-11-13 07:49:11 +11:00
..
2020-09-19 10:52:02 +08:00
2020-09-22 15:15:03 +08:00
2020-11-11 07:36:35 +00:00
2020-11-11 07:36:35 +00:00
2020-11-11 07:36:35 +00:00
2020-09-03 18:14:17 +02:00
2020-09-30 11:13:13 +05:30
2020-09-30 11:13:13 +05:30
2020-07-27 15:27:01 +08:00
2020-09-22 15:15:03 +08:00
2020-09-17 07:44:37 +00:00
2020-09-17 07:44:37 +00:00
2020-11-11 07:36:35 +00:00
2020-10-17 16:10:15 +08:00
2020-10-17 16:10:15 +08:00
2020-10-17 16:10:15 +08:00
2020-11-11 07:36:35 +00:00
2020-09-19 10:52:02 +08:00
2020-11-13 07:49:11 +11:00
2020-11-13 07:49:11 +11:00
2020-10-16 18:48:26 +11:00
2020-10-22 14:39:59 +11:00
2020-10-27 17:22:17 +08:00
2020-11-13 07:49:11 +11:00
2020-09-22 15:15:03 +08:00
2020-11-11 07:36:35 +00:00
2020-11-11 07:36:35 +00:00
2020-11-11 07:36:35 +00:00
2020-09-22 15:15:03 +08:00