mirror of
				https://github.com/espressif/esp-idf.git
				synced 2025-11-04 00:51:42 +01:00 
			
		
		
		
	This commit marks all functions in interrupt_controller_hal.h, cpu_ll.h and cpu_hal.h as deprecated. Users should use functions from esp_cpu.h instead.
		
			
				
	
	
		
			69 lines
		
	
	
		
			2.4 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			69 lines
		
	
	
		
			2.4 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
/*
 | 
						|
 * SPDX-FileCopyrightText: 2016-2021 Espressif Systems (Shanghai) CO LTD
 | 
						|
 *
 | 
						|
 * SPDX-License-Identifier: Apache-2.0
 | 
						|
 */
 | 
						|
 | 
						|
 | 
						|
#include <stdint.h>
 | 
						|
#include <stddef.h>
 | 
						|
#include <string.h>
 | 
						|
#include <sys/param.h>
 | 
						|
#include "esp_attr.h"
 | 
						|
#include "esp_cpu.h"
 | 
						|
#include "soc/wdev_reg.h"
 | 
						|
#include "esp_private/esp_clk.h"
 | 
						|
 | 
						|
#if defined CONFIG_IDF_TARGET_ESP32S3
 | 
						|
#define APB_CYCLE_WAIT_NUM (1778) /* If APB clock is 80 MHz, maximum sampling frequency is around 45 KHz*/
 | 
						|
                                  /* 45 KHz reading frequency is the maximum we have tested so far on S3 */
 | 
						|
#else
 | 
						|
#define APB_CYCLE_WAIT_NUM (16)
 | 
						|
#endif
 | 
						|
 | 
						|
uint32_t IRAM_ATTR esp_random(void)
 | 
						|
{
 | 
						|
    /* The PRNG which implements WDEV_RANDOM register gets 2 bits
 | 
						|
     * of extra entropy from a hardware randomness source every APB clock cycle
 | 
						|
     * (provided WiFi or BT are enabled). To make sure entropy is not drained
 | 
						|
     * faster than it is added, this function needs to wait for at least 16 APB
 | 
						|
     * clock cycles after reading previous word. This implementation may actually
 | 
						|
     * wait a bit longer due to extra time spent in arithmetic and branch statements.
 | 
						|
     *
 | 
						|
     * As a (probably unncessary) precaution to avoid returning the
 | 
						|
     * RNG state as-is, the result is XORed with additional
 | 
						|
     * WDEV_RND_REG reads while waiting.
 | 
						|
     */
 | 
						|
 | 
						|
    /* This code does not run in a critical section, so CPU frequency switch may
 | 
						|
     * happens while this code runs (this will not happen in the current
 | 
						|
     * implementation, but possible in the future). However if that happens,
 | 
						|
     * the number of cycles spent on frequency switching will certainly be more
 | 
						|
     * than the number of cycles we need to wait here.
 | 
						|
     */
 | 
						|
    uint32_t cpu_to_apb_freq_ratio = esp_clk_cpu_freq() / esp_clk_apb_freq();
 | 
						|
 | 
						|
    static uint32_t last_ccount = 0;
 | 
						|
    uint32_t ccount;
 | 
						|
    uint32_t result = 0;
 | 
						|
    do {
 | 
						|
        ccount = esp_cpu_get_cycle_count();
 | 
						|
        result ^= REG_READ(WDEV_RND_REG);
 | 
						|
    } while (ccount - last_ccount < cpu_to_apb_freq_ratio * APB_CYCLE_WAIT_NUM);
 | 
						|
    last_ccount = ccount;
 | 
						|
    return result ^ REG_READ(WDEV_RND_REG);
 | 
						|
}
 | 
						|
 | 
						|
void esp_fill_random(void *buf, size_t len)
 | 
						|
{
 | 
						|
    assert(buf != NULL);
 | 
						|
    uint8_t *buf_bytes = (uint8_t *)buf;
 | 
						|
    while (len > 0) {
 | 
						|
        uint32_t word = esp_random();
 | 
						|
        uint32_t to_copy = MIN(sizeof(word), len);
 | 
						|
        memcpy(buf_bytes, &word, to_copy);
 | 
						|
        buf_bytes += to_copy;
 | 
						|
        len -= to_copy;
 | 
						|
    }
 | 
						|
}
 |