mirror of
https://github.com/espressif/esp-idf.git
synced 2025-11-06 01:51:42 +01:00
This commit adds a new example which demonstrates how the ULP RISC-V co-processor handles interrupts.
This commit adds a new example which demonstrates how the ULP RISC-V co-processor handles interrupts.