Michael Miller
|
8a13d6f0f4
|
Three four cadences (#827)
i2s x1, x8, x16 now use a 3 step cadence (33% & 66% pulse width) by default saving 25% memory in DMA buffer.
ESP32 & ESP32S2
|
2024-08-25 19:59:32 -07:00 |
|
 
|
4b96e0d666
|
Esp32 s3 LCD Parallel (#824)
Co-authored-by: Colin Iuliano <colin@coliniuliano.ca>
Co-authored-by: Colin <cholin@gmail.com>
|
2024-08-18 11:44:48 -07:00 |
|
Michael Miller
|
e40289f89c
|
CONFIG_IDF_TARGET not a compile flag anymore (#799)
|
2024-04-24 11:06:33 -07:00 |
|
Michael Miller
|
2e88d03c4e
|
Hd108 (#798)
|
2024-04-23 08:44:56 -07:00 |
|
Michael Miller
|
22746479f6
|
Compiles with IDF5 (#789)
|
2024-03-22 11:38:45 -07:00 |
|
Michael Miller
|
3417f1e5bf
|
Tlc59711 (#783)
* 2Mhz max due to timing requirements with a clock based signal?!
|
2024-03-16 11:21:56 -07:00 |
|
Michael Miller
|
7c6744da4f
|
Rp2040 (#779)
Support x4 on each PIO
|
2024-03-11 09:36:13 -07:00 |
|
nick-diel
|
99f8bcf6f7
|
Support for Adafruit Pixie (#749)
* Support for Adafruit Pixie
* Updated based on PR review to align with library style and added Pixie constructor to NeoPixelBugLg
|
2023-12-13 16:33:42 -08:00 |
|
Michael Miller
|
66a6ae41d4
|
Mbi6033 (#719)
* two wire protocol
* due to unique reset using clock pin, supports bit bang only methods.
|
2023-06-19 10:01:55 -07:00 |
|
Michael Miller
|
c74febefef
|
Method File Cleanup (#683)
|
2023-04-09 10:02:49 -07:00 |
|