feedc0de/TFT_eSPI
1
0 Fork 0
forked from Bodmer/TFT_eSPI
Code Pull Requests Activity

Allow RP2040 SPI 0 or SPI 1 ports to be used

Browse Source 
Auto set of CGRAM offset for 135 x 240 ST7789 display
This commit is contained in:
Bodmer committed 2021-12-05 22:34:37 +00:00
1 parent 12f9ce8691
commit 5959550dd7
11 files changed
+160 -119
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

User_Setups/Setup60_RP2040_ILI9341.h
+3
View File
@@ -163,6 +163,9 @@
//
// ##################################################################################
// For the RP2040 processor define the SPI port channel used, default is 0
// #define TFT_SPI_PORT 1 // Set to 0 if SPI0 pins are used, or 1 if spi1 pins used
// Define the SPI clock frequency, this affects the graphics rendering speed. Too
// fast and the TFT driver will not keep up and display corruption appears.
// With an ILI9341 display 40MHz works OK, 80MHz sometimes fails