| 
									
										
										
										
											2009-07-28 21:32:10 +00:00
										 |  |  | // Copyright (C) 2003 Dolphin Project.
 | 
					
						
							| 
									
										
										
										
											2009-07-06 02:10:26 +00:00
										 |  |  | 
 | 
					
						
							|  |  |  | // This program is free software: you can redistribute it and/or modify
 | 
					
						
							|  |  |  | // it under the terms of the GNU General Public License as published by
 | 
					
						
							|  |  |  | // the Free Software Foundation, version 2.0.
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | // This program is distributed in the hope that it will be useful,
 | 
					
						
							|  |  |  | // but WITHOUT ANY WARRANTY; without even the implied warranty of
 | 
					
						
							|  |  |  | // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 | 
					
						
							|  |  |  | // GNU General Public License 2.0 for more details.
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | // A copy of the GPL 2.0 should have been included with the program.
 | 
					
						
							|  |  |  | // If not, see http://www.gnu.org/licenses/
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | // Official SVN repository and contact information can be found at
 | 
					
						
							|  |  |  | // http://code.google.com/p/dolphin-emu/
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | // Additional copyrights go to Duddie (c) 2005 (duddie@walla.com)
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | #include "Common.h"
 | 
					
						
							|  |  |  | #include "DSPTables.h"
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | #include "DSPInterpreter.h"
 | 
					
						
							|  |  |  | #include "DSPIntExtOps.h"
 | 
					
						
							| 
									
										
										
										
											2010-04-07 15:04:45 +00:00
										 |  |  | #include "DSPEmitter.h"
 | 
					
						
							| 
									
										
										
										
											2009-07-06 02:10:26 +00:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2010-03-24 05:05:25 +00:00
										 |  |  | void nop(const UDSPInstruction opc) | 
					
						
							| 
									
										
										
										
											2009-07-06 02:10:26 +00:00
										 |  |  | { | 
					
						
							|  |  |  | 	// The real nop is 0. Anything else is bad.
 | 
					
						
							| 
									
										
										
										
											2010-03-24 05:05:25 +00:00
										 |  |  | 	if (opc) | 
					
						
							| 
									
										
										
										
											2009-07-06 02:10:26 +00:00
										 |  |  | 		DSPInterpreter::unknown(opc); | 
					
						
							|  |  |  | } | 
					
						
							|  |  |  |   | 
					
						
							|  |  |  | const DSPOPCTemplate opcodes[] = | 
					
						
							|  |  |  | { | 
					
						
							| 
									
										
										
										
											2010-12-21 14:48:05 +00:00
										 |  |  | 	{"NOP",		0x0000, 0xfffc, nop,                     &DSPEmitter::nop,    1, 0, {},                                                                                     false, false, false, false, false}, | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | 	{"DAR",		0x0004, 0xfffc, DSPInterpreter::dar,     &DSPEmitter::dar,    1, 1, {{P_REG, 1, 0, 0, 0x0003}},                                                             false, false, false, false, false}, | 
					
						
							|  |  |  | 	{"IAR",		0x0008, 0xfffc, DSPInterpreter::iar,     &DSPEmitter::iar,    1, 1, {{P_REG, 1, 0, 0, 0x0003}},                                                             false, false, false, false, false}, | 
					
						
							| 
									
										
										
										
											2010-12-27 15:05:18 +00:00
										 |  |  | 	{"SUBARN",	0x000c, 0xfffc, DSPInterpreter::subarn,  &DSPEmitter::subarn, 1, 1, {{P_REG, 1, 0, 0, 0x0003}},                                                             false, false, false, false, false}, | 
					
						
							|  |  |  | 	{"ADDARN",	0x0010, 0xfff0, DSPInterpreter::addarn,  &DSPEmitter::addarn, 1, 2, {{P_REG, 1, 0, 0, 0x0003},     {P_REG04, 1, 0, 2, 0x000c}},                             false, false, false, false, false}, | 
					
						
							| 
									
										
										
										
											2010-12-21 14:48:05 +00:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2010-12-27 23:23:53 +00:00
										 |  |  | 	{"HALT",	0x0021, 0xffff, DSPInterpreter::halt,    &DSPEmitter::halt,   1, 0, {},                                                                                     false, true, true, false, false}, | 
					
						
							| 
									
										
										
										
											2010-12-21 14:48:05 +00:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2010-12-27 23:23:53 +00:00
										 |  |  | 	{"RETGE",	0x02d0, 0xffff, DSPInterpreter::ret,     &DSPEmitter::ret,    1, 0, {},                                                                                     false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"RETL",	0x02d1, 0xffff, DSPInterpreter::ret,     &DSPEmitter::ret,    1, 0, {},                                                                                     false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"RETG",	0x02d2, 0xffff, DSPInterpreter::ret,     &DSPEmitter::ret,    1, 0, {},                                                                                     false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"RETLE",	0x02d3, 0xffff, DSPInterpreter::ret,     NULL/*&DSPEmitter::ret*/,    1, 0, {},                                                                                     false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"RETNZ",	0x02d4, 0xffff, DSPInterpreter::ret,     &DSPEmitter::ret,    1, 0, {},                                                                                     false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"RETZ",	0x02d5, 0xffff, DSPInterpreter::ret,     &DSPEmitter::ret,    1, 0, {},                                                                                     false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"RETNC",	0x02d6, 0xffff, DSPInterpreter::ret,     &DSPEmitter::ret,    1, 0, {},                                                                                     false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"RETC",	0x02d7, 0xffff, DSPInterpreter::ret,     &DSPEmitter::ret,    1, 0, {},                                                                                     false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"RETx8",	0x02d8, 0xffff, DSPInterpreter::ret,     &DSPEmitter::ret,    1, 0, {},                                                                                     false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"RETx9",	0x02d9, 0xffff, DSPInterpreter::ret,     &DSPEmitter::ret,    1, 0, {},                                                                                     false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"RETxA",	0x02da, 0xffff, DSPInterpreter::ret,     NULL/*&DSPEmitter::ret*/,    1, 0, {},                                                                                     false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"RETxB",	0x02db, 0xffff, DSPInterpreter::ret,     NULL/*&DSPEmitter::ret*/,    1, 0, {},                                                                                     false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"RETLNZ",	0x02dc, 0xffff, DSPInterpreter::ret,     &DSPEmitter::ret,    1, 0, {},                                                                                     false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"RETLZ",	0x02dd, 0xffff, DSPInterpreter::ret,     &DSPEmitter::ret,    1, 0, {},                                                                                     false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"RETO",	0x02de, 0xffff, DSPInterpreter::ret,     &DSPEmitter::ret,    1, 0, {},                                                                                     false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"RET",		0x02df, 0xffff, DSPInterpreter::ret,     &DSPEmitter::ret,    1, 0, {},                                                                                     false, true, true, false, false}, | 
					
						
							| 
									
										
										
										
											2010-12-15 01:42:32 +00:00
										 |  |  | 	 | 
					
						
							| 
									
										
										
										
											2010-12-27 23:23:53 +00:00
										 |  |  | 	{"RTI",		0x02ff, 0xffff, DSPInterpreter::rti,     &DSPEmitter::rti,    1, 0, {},                                                                                     false, true, true, false, false}, | 
					
						
							| 
									
										
										
										
											2010-12-21 14:48:05 +00:00
										 |  |  | 
 | 
					
						
							|  |  |  | 	{"CALLGE",	0x02b0, 0xffff, DSPInterpreter::call,    &DSPEmitter::call,   2, 1, {{P_ADDR_I, 2, 1, 0, 0xffff}},                                                          false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"CALLL",	0x02b1, 0xffff, DSPInterpreter::call,    &DSPEmitter::call,   2, 1, {{P_ADDR_I, 2, 1, 0, 0xffff}},                                                          false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"CALLG",	0x02b2, 0xffff, DSPInterpreter::call,    &DSPEmitter::call,   2, 1, {{P_ADDR_I, 2, 1, 0, 0xffff}},                                                          false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"CALLLE",	0x02b3, 0xffff, DSPInterpreter::call,    NULL/*&DSPEmitter::call*/,                2, 1, {{P_ADDR_I, 2, 1, 0, 0xffff}},                                                          false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"CALLNZ",	0x02b4, 0xffff, DSPInterpreter::call,    &DSPEmitter::call,   2, 1, {{P_ADDR_I, 2, 1, 0, 0xffff}},                                                          false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"CALLZ",	0x02b5, 0xffff, DSPInterpreter::call,    &DSPEmitter::call,   2, 1, {{P_ADDR_I, 2, 1, 0, 0xffff}},                                                          false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"CALLNC",	0x02b6, 0xffff, DSPInterpreter::call,    &DSPEmitter::call,   2, 1, {{P_ADDR_I, 2, 1, 0, 0xffff}},                                                          false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"CALLC",	0x02b7, 0xffff, DSPInterpreter::call,    &DSPEmitter::call,   2, 1, {{P_ADDR_I, 2, 1, 0, 0xffff}},                                                          false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"CALLx8",	0x02b8, 0xffff, DSPInterpreter::call,    &DSPEmitter::call,   2, 1, {{P_ADDR_I, 2, 1, 0, 0xffff}},                                                          false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"CALLx9",	0x02b9, 0xffff, DSPInterpreter::call,    &DSPEmitter::call,   2, 1, {{P_ADDR_I, 2, 1, 0, 0xffff}},                                                          false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"CALLxA",	0x02ba, 0xffff, DSPInterpreter::call,    NULL/*&DSPEmitter::call*/,                2, 1, {{P_ADDR_I, 2, 1, 0, 0xffff}},                                                          false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"CALLxB",	0x02bb, 0xffff, DSPInterpreter::call,    NULL/*&DSPEmitter::call*/,                2, 1, {{P_ADDR_I, 2, 1, 0, 0xffff}},                                                          false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"CALLLNZ",	0x02bc, 0xffff, DSPInterpreter::call,    &DSPEmitter::call,   2, 1, {{P_ADDR_I, 2, 1, 0, 0xffff}},                                                          false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"CALLLZ",	0x02bd, 0xffff, DSPInterpreter::call,    &DSPEmitter::call,   2, 1, {{P_ADDR_I, 2, 1, 0, 0xffff}},                                                          false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"CALLO",	0x02be, 0xffff, DSPInterpreter::call,    &DSPEmitter::call,   2, 1, {{P_ADDR_I, 2, 1, 0, 0xffff}},                                                          false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"CALL",	0x02bf, 0xffff, DSPInterpreter::call,    &DSPEmitter::call,   2, 1, {{P_ADDR_I, 2, 1, 0, 0xffff}},                                                          false, true, true, true, false}, | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2010-12-27 23:23:53 +00:00
										 |  |  | 	{"IFGE",	0x0270, 0xffff, DSPInterpreter::ifcc,    &DSPEmitter::ifcc,   1, 0, {},                                                                                     false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"IFL",		0x0271, 0xffff, DSPInterpreter::ifcc,    &DSPEmitter::ifcc,   1, 0, {},                                                                                     false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"IFG",		0x0272, 0xffff, DSPInterpreter::ifcc,    &DSPEmitter::ifcc,   1, 0, {},                                                                                     false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"IFLE",	0x0273, 0xffff, DSPInterpreter::ifcc,    NULL/*&DSPEmitter::ifcc*/,   1, 0, {},                                                                                     false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"IFNZ",	0x0274, 0xffff, DSPInterpreter::ifcc,    &DSPEmitter::ifcc,   1, 0, {},                                                                                     false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"IFZ",		0x0275, 0xffff, DSPInterpreter::ifcc,    &DSPEmitter::ifcc,   1, 0, {},                                                                                     false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"IFNC",	0x0276, 0xffff, DSPInterpreter::ifcc,    &DSPEmitter::ifcc,   1, 0, {},                                                                                     false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"IFC",		0x0277, 0xffff, DSPInterpreter::ifcc,    &DSPEmitter::ifcc,   1, 0, {},                                                                                     false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"IFx8",	0x0278, 0xffff, DSPInterpreter::ifcc,    &DSPEmitter::ifcc,   1, 0, {},                                                                                     false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"IFx9",	0x0279, 0xffff, DSPInterpreter::ifcc,    &DSPEmitter::ifcc,   1, 0, {},                                                                                     false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"IFxA",	0x027a, 0xffff, DSPInterpreter::ifcc,    NULL/*&DSPEmitter::ifcc*/,   1, 0, {},                                                                                     false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"IFxB",	0x027b, 0xffff, DSPInterpreter::ifcc,    NULL/*&DSPEmitter::ifcc*/,   1, 0, {},                                                                                     false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"IFLNZ",	0x027c, 0xffff, DSPInterpreter::ifcc,    &DSPEmitter::ifcc,   1, 0, {},                                                                                     false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"IFLZ",	0x027d, 0xffff, DSPInterpreter::ifcc,    &DSPEmitter::ifcc,   1, 0, {},                                                                                     false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"IFO",		0x027e, 0xffff, DSPInterpreter::ifcc,    &DSPEmitter::ifcc,   1, 0, {},                                                                                     false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"IF",		0x027f, 0xffff, DSPInterpreter::ifcc,    &DSPEmitter::ifcc,   1, 0, {},                                                                                     false, true, true, true, false}, | 
					
						
							| 
									
										
										
										
											2010-12-21 14:48:05 +00:00
										 |  |  | 
 | 
					
						
							|  |  |  | 	{"JGE",		0x0290, 0xffff, DSPInterpreter::jcc,     &DSPEmitter::jcc,    2, 1, {{P_ADDR_I, 2, 1, 0, 0xffff}},                                                          false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"JL",		0x0291, 0xffff, DSPInterpreter::jcc,     &DSPEmitter::jcc,    2, 1, {{P_ADDR_I, 2, 1, 0, 0xffff}},                                                          false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"JG",		0x0292, 0xffff, DSPInterpreter::jcc,     &DSPEmitter::jcc,    2, 1, {{P_ADDR_I, 2, 1, 0, 0xffff}},                                                          false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"JLE",		0x0293, 0xffff, DSPInterpreter::jcc,     NULL/*&DSPEmitter::jcc*/,                2, 1, {{P_ADDR_I, 2, 1, 0, 0xffff}},                                                          false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"JNZ",		0x0294, 0xffff, DSPInterpreter::jcc,     &DSPEmitter::jcc,    2, 1, {{P_ADDR_I, 2, 1, 0, 0xffff}},                                                          false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"JZ",		0x0295, 0xffff, DSPInterpreter::jcc,     &DSPEmitter::jcc,    2, 1, {{P_ADDR_I, 2, 1, 0, 0xffff}},                                                          false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"JNC",		0x0296, 0xffff, DSPInterpreter::jcc,     &DSPEmitter::jcc,    2, 1, {{P_ADDR_I, 2, 1, 0, 0xffff}},                                                          false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"JC",		0x0297, 0xffff, DSPInterpreter::jcc,     &DSPEmitter::jcc,    2, 1, {{P_ADDR_I, 2, 1, 0, 0xffff}},                                                          false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"JMPx8",	0x0298, 0xffff, DSPInterpreter::jcc,     &DSPEmitter::jcc,    2, 1, {{P_ADDR_I, 2, 1, 0, 0xffff}},                                                          false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"JMPx9",	0x0299, 0xffff, DSPInterpreter::jcc,     &DSPEmitter::jcc,    2, 1, {{P_ADDR_I, 2, 1, 0, 0xffff}},                                                          false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"JMPxA",	0x029a, 0xffff, DSPInterpreter::jcc,     NULL/*&DSPEmitter::jcc*/,                2, 1, {{P_ADDR_I, 2, 1, 0, 0xffff}},                                                          false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"JMPxB",	0x029b, 0xffff, DSPInterpreter::jcc,     NULL/*&DSPEmitter::jcc*/,                2, 1, {{P_ADDR_I, 2, 1, 0, 0xffff}},                                                          false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"JLNZ",	0x029c, 0xffff, DSPInterpreter::jcc,     &DSPEmitter::jcc,    2, 1, {{P_ADDR_I, 2, 1, 0, 0xffff}},                                                          false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"JLZ",		0x029d, 0xffff, DSPInterpreter::jcc,     &DSPEmitter::jcc,    2, 1, {{P_ADDR_I, 2, 1, 0, 0xffff}},                                                          false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"JO",		0x029e, 0xffff, DSPInterpreter::jcc,     &DSPEmitter::jcc,    2, 1, {{P_ADDR_I, 2, 1, 0, 0xffff}},                                                          false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"JMP",		0x029f, 0xffff, DSPInterpreter::jcc,     &DSPEmitter::jcc,    2, 1, {{P_ADDR_I, 2, 1, 0, 0xffff}},                                                          false, true, true, true, false}, | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | 	{"JRGE",	0x1700, 0xff1f, DSPInterpreter::jmprcc,  &DSPEmitter::jmprcc, 1, 1, {{P_REG, 1, 0, 5, 0x00e0}},                                                             false, true, false, false, false}, | 
					
						
							|  |  |  | 	{"JRL",		0x1701, 0xff1f, DSPInterpreter::jmprcc,  &DSPEmitter::jmprcc, 1, 1, {{P_REG, 1, 0, 5, 0x00e0}},                                                             false, true, false, false, false}, | 
					
						
							|  |  |  | 	{"JRG",		0x1702, 0xff1f, DSPInterpreter::jmprcc,  &DSPEmitter::jmprcc, 1, 1, {{P_REG, 1, 0, 5, 0x00e0}},                                                             false, true, false, false, false}, | 
					
						
							|  |  |  | 	{"JRLE",	0x1703, 0xff1f, DSPInterpreter::jmprcc,  NULL/*&DSPEmitter::jmprcc*/, 1, 1, {{P_REG, 1, 0, 5, 0x00e0}},                                                             false, true, false, false, false}, | 
					
						
							|  |  |  | 	{"JRNZ",	0x1704, 0xff1f, DSPInterpreter::jmprcc,  &DSPEmitter::jmprcc, 1, 1, {{P_REG, 1, 0, 5, 0x00e0}},                                                             false, true, false, false, false}, | 
					
						
							|  |  |  | 	{"JRZ",		0x1705, 0xff1f, DSPInterpreter::jmprcc,  &DSPEmitter::jmprcc, 1, 1, {{P_REG, 1, 0, 5, 0x00e0}},                                                             false, true, false, false, false}, | 
					
						
							|  |  |  | 	{"JRNC",	0x1706, 0xff1f, DSPInterpreter::jmprcc,  &DSPEmitter::jmprcc, 1, 1, {{P_REG, 1, 0, 5, 0x00e0}},                                                             false, true, false, false, false}, | 
					
						
							|  |  |  | 	{"JRC",		0x1707, 0xff1f, DSPInterpreter::jmprcc,  &DSPEmitter::jmprcc, 1, 1, {{P_REG, 1, 0, 5, 0x00e0}},                                                             false, true, false, false, false}, | 
					
						
							|  |  |  | 	{"JMPRx8",	0x1708, 0xff1f, DSPInterpreter::jmprcc,  &DSPEmitter::jmprcc, 1, 1, {{P_REG, 1, 0, 5, 0x00e0}},                                                             false, true, false, false, false}, | 
					
						
							|  |  |  | 	{"JMPRx9",	0x1709, 0xff1f, DSPInterpreter::jmprcc,  &DSPEmitter::jmprcc, 1, 1, {{P_REG, 1, 0, 5, 0x00e0}},                                                             false, true, false, false, false}, | 
					
						
							|  |  |  | 	{"JMPRxA",	0x170a, 0xff1f, DSPInterpreter::jmprcc,  NULL/*&DSPEmitter::jmprcc*/, 1, 1, {{P_REG, 1, 0, 5, 0x00e0}},                                                             false, true, false, false, false}, | 
					
						
							|  |  |  | 	{"JMPRxB",	0x170b, 0xff1f, DSPInterpreter::jmprcc,  NULL/*&DSPEmitter::jmprcc*/, 1, 1, {{P_REG, 1, 0, 5, 0x00e0}},                                                             false, true, false, false, false}, | 
					
						
							|  |  |  | 	{"JRLNZ",	0x170c, 0xff1f, DSPInterpreter::jmprcc,  &DSPEmitter::jmprcc, 1, 1, {{P_REG, 1, 0, 5, 0x00e0}},                                                             false, true, false, false, false}, | 
					
						
							|  |  |  | 	{"JRLZ",	0x170d, 0xff1f, DSPInterpreter::jmprcc,  &DSPEmitter::jmprcc, 1, 1, {{P_REG, 1, 0, 5, 0x00e0}},                                                             false, true, false, false, false}, | 
					
						
							|  |  |  | 	{"JRO",		0x170e, 0xff1f, DSPInterpreter::jmprcc,  &DSPEmitter::jmprcc, 1, 1, {{P_REG, 1, 0, 5, 0x00e0}},                                                             false, true, false, false, false}, | 
					
						
							|  |  |  | 	{"JMPR",	0x170f, 0xff1f, DSPInterpreter::jmprcc,  &DSPEmitter::jmprcc, 1, 1, {{P_REG, 1, 0, 5, 0x00e0}},                                                             false, true, true, false, false}, | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | 	{"CALLRGE",	0x1710, 0xff1f, DSPInterpreter::callr,   &DSPEmitter::callr,  1, 1, {{P_REG, 1, 0, 5, 0x00e0}},                                                             false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"CALLRL",	0x1711, 0xff1f, DSPInterpreter::callr,   &DSPEmitter::callr,  1, 1, {{P_REG, 1, 0, 5, 0x00e0}},                                                             false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"CALLRG",	0x1712, 0xff1f, DSPInterpreter::callr,   &DSPEmitter::callr,  1, 1, {{P_REG, 1, 0, 5, 0x00e0}},                                                             false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"CALLRLE",	0x1713, 0xff1f, DSPInterpreter::callr,   NULL/*&DSPEmitter::callr*/,  1, 1, {{P_REG, 1, 0, 5, 0x00e0}},                                                             false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"CALLRNZ",	0x1714, 0xff1f, DSPInterpreter::callr,   &DSPEmitter::callr,  1, 1, {{P_REG, 1, 0, 5, 0x00e0}},                                                             false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"CALLRZ",	0x1715, 0xff1f, DSPInterpreter::callr,   &DSPEmitter::callr,  1, 1, {{P_REG, 1, 0, 5, 0x00e0}},                                                             false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"CALLRNC",	0x1716, 0xff1f, DSPInterpreter::callr,   &DSPEmitter::callr,  1, 1, {{P_REG, 1, 0, 5, 0x00e0}},                                                             false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"CALLRC",	0x1717, 0xff1f, DSPInterpreter::callr,   &DSPEmitter::callr,  1, 1, {{P_REG, 1, 0, 5, 0x00e0}},                                                             false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"CALLRx8",	0x1718, 0xff1f, DSPInterpreter::callr,   &DSPEmitter::callr,  1, 1, {{P_REG, 1, 0, 5, 0x00e0}},                                                             false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"CALLRx9",	0x1719, 0xff1f, DSPInterpreter::callr,   &DSPEmitter::callr,  1, 1, {{P_REG, 1, 0, 5, 0x00e0}},                                                             false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"CALLRxA",	0x171a, 0xff1f, DSPInterpreter::callr,   NULL/*&DSPEmitter::callr*/,  1, 1, {{P_REG, 1, 0, 5, 0x00e0}},                                                             false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"CALLRxB",	0x171b, 0xff1f, DSPInterpreter::callr,   NULL/*&DSPEmitter::callr*/,  1, 1, {{P_REG, 1, 0, 5, 0x00e0}},                                                             false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"CALLRLNZ",0x171c, 0xff1f, DSPInterpreter::callr,   &DSPEmitter::callr,  1, 1, {{P_REG, 1, 0, 5, 0x00e0}},                                                             false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"CALLRLZ",	0x171d, 0xff1f, DSPInterpreter::callr,   &DSPEmitter::callr,  1, 1, {{P_REG, 1, 0, 5, 0x00e0}},                                                             false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"CALLRO",	0x171e, 0xff1f, DSPInterpreter::callr,   &DSPEmitter::callr,  1, 1, {{P_REG, 1, 0, 5, 0x00e0}},                                                             false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"CALLR",	0x171f, 0xff1f, DSPInterpreter::callr,   &DSPEmitter::callr,  1, 1, {{P_REG, 1, 0, 5, 0x00e0}},                                                             false, true, true, true, false}, | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | 	{"SBCLR",	0x1200, 0xff00, DSPInterpreter::sbclr,   &DSPEmitter::sbclr,  1, 1, {{P_IMM, 1, 0, 0, 0x0007}},                                                             false, false, false, false, false}, | 
					
						
							|  |  |  | 	{"SBSET",	0x1300, 0xff00, DSPInterpreter::sbset,   &DSPEmitter::sbset,  1, 1, {{P_IMM, 1, 0, 0, 0x0007}},                                                             false, false, false, false, false}, | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | 	{"LSL",		0x1400, 0xfec0, DSPInterpreter::lsl,     &DSPEmitter::lsl,    1, 2, {{P_ACC, 1, 0, 8, 0x0100},     {P_IMM, 1, 0, 0, 0x003f}},                               false, false, false, false, true}, | 
					
						
							| 
									
										
										
										
											2010-12-23 15:27:49 +00:00
										 |  |  | 	{"LSR",		0x1440, 0xfec0, DSPInterpreter::lsr,     &DSPEmitter::lsr,    1, 2, {{P_ACC, 1, 0, 8, 0x0100},     {P_IMM, 1, 0, 0, 0x003f}},                               false, false, false, false, true}, | 
					
						
							|  |  |  | 	{"ASL",		0x1480, 0xfec0, DSPInterpreter::asl,     &DSPEmitter::asl,    1, 2, {{P_ACC, 1, 0, 8, 0x0100},     {P_IMM, 1, 0, 0, 0x003f}},                               false, false, false, false, true}, | 
					
						
							|  |  |  | 	{"ASR",		0x14c0, 0xfec0, DSPInterpreter::asr,     &DSPEmitter::asr,    1, 2, {{P_ACC, 1, 0, 8, 0x0100},     {P_IMM, 1, 0, 0, 0x003f}},                               false, false, false, false, true}, | 
					
						
							| 
									
										
										
										
											2010-12-15 01:42:32 +00:00
										 |  |  | 	 | 
					
						
							| 
									
										
										
										
											2010-12-23 15:27:49 +00:00
										 |  |  | 	{"LSRN",	0x02ca, 0xffff, DSPInterpreter::lsrn,    &DSPEmitter::lsrn,   1, 0, {},                                                                                     false, false, false, false, true}, // discovered by ector!
 | 
					
						
							|  |  |  | 	{"ASRN",	0x02cb, 0xffff, DSPInterpreter::asrn,    &DSPEmitter::asrn,   1, 0, {},                                                                                     false, false, false, false, true}, // discovered by ector!
 | 
					
						
							| 
									
										
										
										
											2010-12-15 01:42:32 +00:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2010-12-21 14:48:05 +00:00
										 |  |  | 	{"LRI",		0x0080, 0xffe0, DSPInterpreter::lri,     &DSPEmitter::lri,    2, 2, {{P_REG, 1, 0, 0, 0x001f},     {P_IMM, 2, 1, 0, 0xffff}},                               false, false, false, true, false}, | 
					
						
							|  |  |  | 	{"LR",		0x00c0, 0xffe0, DSPInterpreter::lr,      &DSPEmitter::lr,     2, 2, {{P_REG, 1, 0, 0, 0x001f},     {P_MEM, 2, 1, 0, 0xffff}},                               false, false, false, true, false}, | 
					
						
							|  |  |  | 	{"SR",		0x00e0, 0xffe0, DSPInterpreter::sr,      &DSPEmitter::sr,     2, 2, {{P_MEM, 2, 1, 0, 0xffff},     {P_REG, 1, 0, 0, 0x001f}},                               false, false, false, true, false}, | 
					
						
							| 
									
										
										
										
											2010-12-15 01:42:32 +00:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2010-12-21 14:48:05 +00:00
										 |  |  | 	{"MRR",		0x1c00, 0xfc00, DSPInterpreter::mrr,     &DSPEmitter::mrr,    1, 2, {{P_REG, 1, 0, 5, 0x03e0},     {P_REG, 1, 0, 0, 0x001f}},                               false, false, false, false, false}, | 
					
						
							| 
									
										
										
										
											2010-12-15 01:42:32 +00:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2010-12-21 14:48:05 +00:00
										 |  |  | 	{"SI",		0x1600, 0xff00, DSPInterpreter::si,      &DSPEmitter::si,     2, 2, {{P_MEM, 1, 0, 0, 0x00ff},     {P_IMM, 2, 1, 0, 0xffff}},                               false, false, false, true, false}, | 
					
						
							| 
									
										
										
										
											2010-12-15 01:42:32 +00:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2010-12-21 14:48:05 +00:00
										 |  |  | 	{"ADDIS",	0x0400, 0xfe00, DSPInterpreter::addis,   &DSPEmitter::addis,  1, 2, {{P_ACCM,  1, 0, 8, 0x0100},   {P_IMM, 1, 0, 0, 0x00ff}},                               false, false, false, false, true}, | 
					
						
							| 
									
										
										
										
											2010-12-23 15:27:49 +00:00
										 |  |  | 	{"CMPIS",	0x0600, 0xfe00, DSPInterpreter::cmpis,   &DSPEmitter::cmpis,   1, 2, {{P_ACCM,  1, 0, 8, 0x0100},   {P_IMM, 1, 0, 0, 0x00ff}},                               false, false, false, false, true}, | 
					
						
							| 
									
										
										
										
											2010-12-21 14:48:05 +00:00
										 |  |  | 	{"LRIS",	0x0800, 0xf800, DSPInterpreter::lris,    &DSPEmitter::lris,   1, 2, {{P_REG18, 1, 0, 8, 0x0700},   {P_IMM, 1, 0, 0, 0x00ff}},                               false, false, false, false, true}, | 
					
						
							| 
									
										
										
										
											2010-12-15 01:42:32 +00:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2010-12-21 14:48:05 +00:00
										 |  |  | 	{"ADDI",	0x0200, 0xfeff, DSPInterpreter::addi,    &DSPEmitter::addi,   2, 2, {{P_ACCM, 1, 0, 8, 0x0100},    {P_IMM, 2, 1, 0, 0xffff}},                               false, false, false, true, true}, | 
					
						
							| 
									
										
										
										
											2010-12-23 15:27:49 +00:00
										 |  |  | 	{"XORI",	0x0220, 0xfeff, DSPInterpreter::xori,    &DSPEmitter::xori,   2, 2, {{P_ACCM, 1, 0, 8, 0x0100},    {P_IMM, 2, 1, 0, 0xffff}},                               false, false, false, true, true}, | 
					
						
							|  |  |  | 	{"ANDI",	0x0240, 0xfeff, DSPInterpreter::andi,    &DSPEmitter::andi,   2, 2, {{P_ACCM, 1, 0, 8, 0x0100},    {P_IMM, 2, 1, 0, 0xffff}},                               false, false, false, true, true}, | 
					
						
							|  |  |  | 	{"ORI",		0x0260, 0xfeff, DSPInterpreter::ori,     &DSPEmitter::ori,    2, 2, {{P_ACCM, 1, 0, 8, 0x0100},    {P_IMM, 2, 1, 0, 0xffff}},                               false, false, false, true, true}, | 
					
						
							|  |  |  | 	{"CMPI",	0x0280, 0xfeff, DSPInterpreter::cmpi,    &DSPEmitter::cmpi,   2, 2, {{P_ACCM, 1, 0, 8, 0x0100},    {P_IMM, 2, 1, 0, 0xffff}},                               false, false, false, true, true}, | 
					
						
							| 
									
										
										
										
											2010-12-15 01:42:32 +00:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2010-12-23 15:27:49 +00:00
										 |  |  | 	{"ANDF",	0x02a0, 0xfeff, DSPInterpreter::andf,    &DSPEmitter::andf,   2, 2, {{P_ACCM, 1, 0, 8, 0x0100},    {P_IMM, 2, 1, 0, 0xffff}},                               false, false, false, true, true}, | 
					
						
							|  |  |  | 	{"ANDCF",	0x02c0, 0xfeff, DSPInterpreter::andcf,   &DSPEmitter::andcf,  2, 2, {{P_ACCM, 1, 0, 8, 0x0100},    {P_IMM, 2, 1, 0, 0xffff}},                               false, false, false, true, true}, | 
					
						
							| 
									
										
										
										
											2010-12-15 01:42:32 +00:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2010-12-21 14:48:05 +00:00
										 |  |  | 	{"ILRR",	0x0210, 0xfefc, DSPInterpreter::ilrr,    &DSPEmitter::ilrr,   1, 2, {{P_ACCM, 1, 0, 8, 0x0100},    {P_PRG, 1, 0, 0, 0x0003}},                               false, false, false, false, false}, | 
					
						
							|  |  |  | 	{"ILRRD",	0x0214, 0xfefc, DSPInterpreter::ilrrd,   &DSPEmitter::ilrrd,  1, 2, {{P_ACCM, 1, 0, 8, 0x0100},    {P_PRG, 1, 0, 0, 0x0003}},                               false, false, false, false, false}, | 
					
						
							|  |  |  | 	{"ILRRI",	0x0218, 0xfefc, DSPInterpreter::ilrri,   &DSPEmitter::ilrri,  1, 2, {{P_ACCM, 1, 0, 8, 0x0100},    {P_PRG, 1, 0, 0, 0x0003}},                               false, false, false, false, false}, | 
					
						
							| 
									
										
										
										
											2010-12-28 00:42:00 +00:00
										 |  |  | 	{"ILRRN",	0x021c, 0xfefc, DSPInterpreter::ilrrn,   &DSPEmitter::ilrrn,  1, 2, {{P_ACCM, 1, 0, 8, 0x0100},    {P_PRG, 1, 0, 0, 0x0003}},                               false, false, false, false, false}, | 
					
						
							| 
									
										
										
										
											2009-07-06 02:10:26 +00:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2010-03-24 05:05:25 +00:00
										 |  |  | 	// LOOPS
 | 
					
						
							| 
									
										
										
										
											2010-12-26 12:34:38 +00:00
										 |  |  | 	{"LOOP",	0x0040, 0xffe0, DSPInterpreter::loop,    &DSPEmitter::loop,   1, 1, {{P_REG, 1, 0, 0, 0x001f}},                                                             false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"BLOOP",	0x0060, 0xffe0, DSPInterpreter::bloop,   &DSPEmitter::bloop,  2, 2, {{P_REG, 1, 0, 0, 0x001f},     {P_ADDR_I, 2, 1, 0, 0xffff}},                            false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"LOOPI",	0x1000, 0xff00, DSPInterpreter::loopi,   &DSPEmitter::loopi,  1, 1, {{P_IMM, 1, 0, 0, 0x00ff}},                                                             false, true, false, true, false}, | 
					
						
							|  |  |  | 	{"BLOOPI",	0x1100, 0xff00, DSPInterpreter::bloopi,  &DSPEmitter::bloopi, 2, 2, {{P_IMM, 1, 0, 0, 0x00ff},     {P_ADDR_I, 2, 1, 0, 0xffff}},                            false, true, false, true, false}, | 
					
						
							| 
									
										
										
										
											2009-07-06 02:10:26 +00:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2010-03-24 05:05:25 +00:00
										 |  |  | 	// load and store value pointed by indexing reg and increment; LRR/SRR variants
 | 
					
						
							| 
									
										
										
										
											2010-12-21 14:48:05 +00:00
										 |  |  | 	{"LRR",		0x1800, 0xff80, DSPInterpreter::lrr,     &DSPEmitter::lrr,    1, 2, {{P_REG, 1, 0, 0, 0x001f},     {P_PRG, 1, 0, 5, 0x0060}},                               false, false, false, false, false}, | 
					
						
							|  |  |  | 	{"LRRD",	0x1880, 0xff80, DSPInterpreter::lrrd,    &DSPEmitter::lrrd,   1, 2, {{P_REG, 1, 0, 0, 0x001f},     {P_PRG, 1, 0, 5, 0x0060}},                               false, false, false, false, false}, | 
					
						
							|  |  |  | 	{"LRRI",	0x1900, 0xff80, DSPInterpreter::lrri,    &DSPEmitter::lrri,   1, 2, {{P_REG, 1, 0, 0, 0x001f},     {P_PRG, 1, 0, 5, 0x0060}},                               false, false, false, false, false}, | 
					
						
							| 
									
										
										
										
											2010-12-28 00:42:00 +00:00
										 |  |  | 	{"LRRN",	0x1980, 0xff80, DSPInterpreter::lrrn,    &DSPEmitter::lrrn,   1, 2, {{P_REG, 1, 0, 0, 0x001f},     {P_PRG, 1, 0, 5, 0x0060}},                               false, false, false, false, false}, | 
					
						
							| 
									
										
										
										
											2009-07-06 02:10:26 +00:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2010-12-21 14:48:05 +00:00
										 |  |  | 	{"SRR",		0x1a00, 0xff80, DSPInterpreter::srr,     &DSPEmitter::srr,    1, 2, {{P_PRG, 1, 0, 5, 0x0060},     {P_REG, 1, 0, 0, 0x001f}},                               false, false, false, false, false}, | 
					
						
							|  |  |  | 	{"SRRD",	0x1a80, 0xff80, DSPInterpreter::srrd,    &DSPEmitter::srrd,   1, 2, {{P_PRG, 1, 0, 5, 0x0060},     {P_REG, 1, 0, 0, 0x001f}},                               false, false, false, false, false}, | 
					
						
							|  |  |  | 	{"SRRI",	0x1b00, 0xff80, DSPInterpreter::srri,    &DSPEmitter::srri,   1, 2, {{P_PRG, 1, 0, 5, 0x0060},     {P_REG, 1, 0, 0, 0x001f}},                               false, false, false, false, false}, | 
					
						
							| 
									
										
										
										
											2010-12-28 00:42:00 +00:00
										 |  |  | 	{"SRRN",	0x1b80, 0xff80, DSPInterpreter::srrn,    &DSPEmitter::srrn,   1, 2, {{P_PRG, 1, 0, 5, 0x0060},     {P_REG, 1, 0, 0, 0x001f}},                               false, false, false, false, false}, | 
					
						
							| 
									
										
										
										
											2009-07-06 02:10:26 +00:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2009-11-14 17:45:35 +00:00
										 |  |  | 	//2
 | 
					
						
							| 
									
										
										
										
											2010-12-21 14:48:05 +00:00
										 |  |  | 	{"LRS",		0x2000, 0xf800, DSPInterpreter::lrs,     &DSPEmitter::lrs,    1, 2, {{P_REG18, 1, 0, 8, 0x0700},   {P_MEM, 1, 0, 0, 0x00ff}},                               false, false, false, false, false}, | 
					
						
							|  |  |  | 	{"SRS",		0x2800, 0xf800, DSPInterpreter::srs,     &DSPEmitter::srs,    1, 2, {{P_MEM,   1, 0, 0, 0x00ff},   {P_REG18, 1, 0, 8, 0x0700}},                             false, false, false, false, false}, | 
					
						
							| 
									
										
										
										
											2009-11-14 17:45:35 +00:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2009-11-04 12:49:26 +00:00
										 |  |  | // opcodes that can be extended
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | 	//3 - main opcode defined by 9 bits, extension defined by last 7 bits!!
 | 
					
						
							| 
									
										
										
										
											2010-12-23 15:27:49 +00:00
										 |  |  | 	{"XORR",	0x3000, 0xfc80, DSPInterpreter::xorr,    &DSPEmitter::xorr,   1, 2, {{P_ACCM, 1, 0, 8, 0x0100},    {P_REG1A,  1, 0, 9, 0x0200}},                            true, false, false, false, true}, | 
					
						
							|  |  |  | 	{"ANDR",	0x3400, 0xfc80, DSPInterpreter::andr,    &DSPEmitter::andr,   1, 2, {{P_ACCM, 1, 0, 8, 0x0100},    {P_REG1A,  1, 0, 9, 0x0200}},                            true, false, false, false, true}, | 
					
						
							|  |  |  | 	{"ORR", 	0x3800, 0xfc80, DSPInterpreter::orr,     &DSPEmitter::orr,    1, 2, {{P_ACCM, 1, 0, 8, 0x0100},    {P_REG1A,  1, 0, 9, 0x0200}},                            true, false, false, false, true}, | 
					
						
							|  |  |  | 	{"ANDC",	0x3c00, 0xfe80, DSPInterpreter::andc,    &DSPEmitter::andc,   1, 2, {{P_ACCM, 1, 0, 8, 0x0100},    {P_ACCM_D, 1, 0, 8, 0x0100}},                            true, false, false, false, true}, | 
					
						
							|  |  |  | 	{"ORC", 	0x3e00, 0xfe80, DSPInterpreter::orc,     &DSPEmitter::orc,    1, 2, {{P_ACCM, 1, 0, 8, 0x0100},    {P_ACCM_D, 1, 0, 8, 0x0100}},                            true, false, false, false, true}, | 
					
						
							|  |  |  | 	{"XORC",	0x3080, 0xfe80, DSPInterpreter::xorc,    &DSPEmitter::xorc,   1, 2, {{P_ACCM, 1, 0, 8, 0x0100},    {P_ACCM_D, 1, 0, 8, 0x0100}},                            true, false, false, false, true}, | 
					
						
							|  |  |  | 	{"NOT", 	0x3280, 0xfe80, DSPInterpreter::notc,    &DSPEmitter::notc,   1, 1, {{P_ACCM, 1, 0, 8, 0x0100}},                                                            true, false, false, false, true}, | 
					
						
							|  |  |  | 	{"LSRNRX",	0x3480, 0xfc80, DSPInterpreter::lsrnrx,  &DSPEmitter::lsrnrx, 1, 2, {{P_ACC,  1, 0, 8, 0x0100},    {P_REG1A,  1, 0, 9, 0x0200}},                            true, false, false, false, true}, | 
					
						
							|  |  |  | 	{"ASRNRX",	0x3880, 0xfc80, DSPInterpreter::asrnrx,  &DSPEmitter::asrnrx, 1, 2, {{P_ACC,  1, 0, 8, 0x0100},    {P_REG1A,  1, 0, 9, 0x0200}},                            true, false, false, false, true}, | 
					
						
							|  |  |  | 	{"LSRNR",	0x3c80, 0xfe80, DSPInterpreter::lsrnr,   &DSPEmitter::lsrnr,  1, 2, {{P_ACC,  1, 0, 8, 0x0100},    {P_ACCM_D, 1, 0, 8, 0x0100}},                            true, false, false, false, true}, | 
					
						
							|  |  |  | 	{"ASRNR",	0x3e80, 0xfe80, DSPInterpreter::asrnr,   &DSPEmitter::asrnr,  1, 2, {{P_ACC,  1, 0, 8, 0x0100},    {P_ACCM_D, 1, 0, 8, 0x0100}},                            true, false, false, false, true}, | 
					
						
							| 
									
										
										
										
											2009-11-04 12:49:26 +00:00
										 |  |  | 
 | 
					
						
							|  |  |  | 	//4
 | 
					
						
							| 
									
										
										
										
											2010-12-21 14:48:05 +00:00
										 |  |  | 	{"ADDR",	0x4000, 0xf800, DSPInterpreter::addr,    &DSPEmitter::addr,   1, 2, {{P_ACC, 1, 0, 8, 0x0100},     {P_REG18, 1, 0, 9, 0x0600}},                             true, false, false, false, true}, | 
					
						
							|  |  |  | 	{"ADDAX",	0x4800, 0xfc00, DSPInterpreter::addax,   &DSPEmitter::addax,  1, 2, {{P_ACC, 1, 0, 8, 0x0100},     {P_AX, 1, 0, 9, 0x0200}},                                true, false, false, false, true}, | 
					
						
							|  |  |  | 	{"ADD", 	0x4c00, 0xfe00, DSPInterpreter::add,     &DSPEmitter::add,    1, 2, {{P_ACC, 1, 0, 8, 0x0100},     {P_ACC_D, 1, 0, 8, 0x0100}},                             true, false, false, false, true}, | 
					
						
							|  |  |  | 	{"ADDP",	0x4e00, 0xfe00, DSPInterpreter::addp,    &DSPEmitter::addp,   1, 1, {{P_ACC, 1, 0, 8, 0x0100}},                                                             true, false, false, false, true}, | 
					
						
							| 
									
										
										
										
											2009-11-04 12:49:26 +00:00
										 |  |  | 
 | 
					
						
							|  |  |  | 	//5
 | 
					
						
							| 
									
										
										
										
											2010-12-21 14:48:05 +00:00
										 |  |  | 	{"SUBR",	0x5000, 0xf800, DSPInterpreter::subr,    &DSPEmitter::subr,   1, 2, {{P_ACC, 1, 0, 8, 0x0100},     {P_REG18, 1, 0, 9, 0x0600}},                             true, false, false, false, true}, | 
					
						
							|  |  |  | 	{"SUBAX",	0x5800, 0xfc00, DSPInterpreter::subax,   &DSPEmitter::subax,  1, 2, {{P_ACC, 1, 0, 8, 0x0100},     {P_AX, 1, 0, 9, 0x0200}},                                true, false, false, false, true}, | 
					
						
							|  |  |  | 	{"SUB", 	0x5c00, 0xfe00, DSPInterpreter::sub,     &DSPEmitter::sub,    1, 2, {{P_ACC, 1, 0, 8, 0x0100},     {P_ACC_D, 1, 0, 8, 0x0100}},                             true, false, false, false, true}, | 
					
						
							|  |  |  | 	{"SUBP",	0x5e00, 0xfe00, DSPInterpreter::subp,    &DSPEmitter::subp,   1, 1, {{P_ACC, 1, 0, 8, 0x0100}},                                                             true, false, false, false, true}, | 
					
						
							| 
									
										
										
										
											2009-07-06 02:10:26 +00:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2009-11-04 12:49:26 +00:00
										 |  |  | 	//6
 | 
					
						
							| 
									
										
										
										
											2010-12-21 14:48:05 +00:00
										 |  |  | 	{"MOVR",	0x6000, 0xf800, DSPInterpreter::movr,    &DSPEmitter::movr,   1, 2, {{P_ACC, 1, 0, 8, 0x0100},     {P_REG18, 1, 0, 9, 0x0600}},                             true, false, false, false, true}, | 
					
						
							|  |  |  | 	{"MOVAX",	0x6800, 0xfc00, DSPInterpreter::movax,   &DSPEmitter::movax,  1, 2, {{P_ACC, 1, 0, 8, 0x0100},     {P_AX, 1, 0, 9, 0x0200}},                                true, false, false, false, true}, | 
					
						
							|  |  |  | 	{"MOV", 	0x6c00, 0xfe00, DSPInterpreter::mov,     &DSPEmitter::mov,    1, 2, {{P_ACC, 1, 0, 8, 0x0100},     {P_ACC_D, 1, 0, 8, 0x0100}},                             true, false, false, false, true}, | 
					
						
							|  |  |  | 	{"MOVP",	0x6e00, 0xfe00, DSPInterpreter::movp,    &DSPEmitter::movp,   1, 1, {{P_ACC, 1, 0, 8, 0x0100}},                                                             true, false, false, false, true}, | 
					
						
							| 
									
										
										
										
											2009-07-06 02:10:26 +00:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2009-11-04 12:49:26 +00:00
										 |  |  | 	//7
 | 
					
						
							| 
									
										
										
										
											2010-12-23 15:27:49 +00:00
										 |  |  | 	{"ADDAXL",	0x7000, 0xfc00, DSPInterpreter::addaxl,  &DSPEmitter::addaxl, 1, 2, {{P_ACC,  1, 0, 8, 0x0100},    {P_REG18, 1, 0, 9, 0x0200}},                             true, false, false, false, true}, | 
					
						
							| 
									
										
										
										
											2010-12-21 14:48:05 +00:00
										 |  |  | 	{"INCM",	0x7400, 0xfe00, DSPInterpreter::incm,    &DSPEmitter::incm,   1, 1, {{P_ACCM, 1, 0, 8, 0x0100}},                                                            true, false, false, false, true}, | 
					
						
							|  |  |  | 	{"INC",		0x7600, 0xfe00, DSPInterpreter::inc,     &DSPEmitter::inc,    1, 1, {{P_ACC,  1, 0, 8, 0x0100}},                                                            true, false, false, false, true}, | 
					
						
							|  |  |  | 	{"DECM",	0x7800, 0xfe00, DSPInterpreter::decm,    &DSPEmitter::decm,   1, 1, {{P_ACCM, 1, 0, 8, 0x0100}},                                                            true, false, false, false, true}, | 
					
						
							|  |  |  | 	{"DEC",		0x7a00, 0xfe00, DSPInterpreter::dec,     &DSPEmitter::dec,    1, 1, {{P_ACC,  1, 0, 8, 0x0100}},                                                            true, false, false, false, true}, | 
					
						
							|  |  |  | 	{"NEG",		0x7c00, 0xfe00, DSPInterpreter::neg,     &DSPEmitter::neg,    1, 1, {{P_ACC,  1, 0, 8, 0x0100}},                                                            true, false, false, false, true}, | 
					
						
							|  |  |  | 	{"MOVNP",	0x7e00, 0xfe00, DSPInterpreter::movnp,   &DSPEmitter::movnp,  1, 1, {{P_ACC,  1, 0, 8, 0x0100}},                                                            true, false, false, false, true}, | 
					
						
							| 
									
										
										
										
											2009-07-06 02:10:26 +00:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2009-11-04 12:49:26 +00:00
										 |  |  | 	//8
 | 
					
						
							| 
									
										
										
										
											2010-12-21 14:48:05 +00:00
										 |  |  | 	{"NX",	 	0x8000, 0xf700, DSPInterpreter::nx,      &DSPEmitter::nx,     1, 0, {},                                                                                     true, false, false, false, false}, | 
					
						
							| 
									
										
										
										
											2010-12-23 15:27:49 +00:00
										 |  |  | 	{"CLR",		0x8100, 0xf700, DSPInterpreter::clr,     &DSPEmitter::clr,    1, 1, {{P_ACC,   1, 0, 11, 0x0800}},                                                          true, false, false, false, true}, | 
					
						
							|  |  |  | 	{"CMP",		0x8200, 0xff00, DSPInterpreter::cmp,     &DSPEmitter::cmp,    1, 0, {},                                                                                     true, false, false, false, true}, | 
					
						
							| 
									
										
										
										
											2010-12-21 14:48:05 +00:00
										 |  |  | 	{"MULAXH",	0x8300, 0xff00, DSPInterpreter::mulaxh,  &DSPEmitter::mulaxh, 1, 0, {},                                                                                     true, false, false, false, true}, | 
					
						
							|  |  |  | 	{"CLRP",	0x8400, 0xff00, DSPInterpreter::clrp,    &DSPEmitter::clrp,   1, 0, {},                                                                                     true, false, false, false, true}, | 
					
						
							|  |  |  | 	{"TSTPROD",	0x8500, 0xff00, DSPInterpreter::tstprod, &DSPEmitter::tstprod,1, 0, {},                                                                                     true, false, false, false, true}, | 
					
						
							| 
									
										
										
										
											2010-12-23 15:27:49 +00:00
										 |  |  | 	{"TSTAXH",	0x8600, 0xfe00, DSPInterpreter::tstaxh,  &DSPEmitter::tstaxh, 1, 1, {{P_REG1A, 1, 0, 8, 0x0100}},                                                           true, false, false, false, true}, | 
					
						
							| 
									
										
										
										
											2010-12-21 14:48:05 +00:00
										 |  |  | 	{"M2",		0x8a00, 0xff00, DSPInterpreter::srbith,  &DSPEmitter::srbith, 1, 0, {},                                                                                     true, false, false, false, false}, | 
					
						
							|  |  |  | 	{"M0",		0x8b00, 0xff00, DSPInterpreter::srbith,  &DSPEmitter::srbith, 1, 0, {},                                                                                     true, false, false, false, false}, | 
					
						
							|  |  |  | 	{"CLR15",	0x8c00, 0xff00, DSPInterpreter::srbith,  &DSPEmitter::srbith, 1, 0, {},                                                                                     true, false, false, false, false}, | 
					
						
							|  |  |  | 	{"SET15",	0x8d00, 0xff00, DSPInterpreter::srbith,  &DSPEmitter::srbith, 1, 0, {},                                                                                     true, false, false, false, false}, | 
					
						
							|  |  |  | 	{"SET16",	0x8e00, 0xff00, DSPInterpreter::srbith,  &DSPEmitter::srbith, 1, 0, {},                                                                                     true, false, false, false, false}, | 
					
						
							|  |  |  | 	{"SET40",	0x8f00, 0xff00, DSPInterpreter::srbith,  &DSPEmitter::srbith, 1, 0, {},                                                                                     true, false, false, false, false}, | 
					
						
							| 
									
										
										
										
											2009-07-31 15:21:35 +00:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2009-11-04 12:49:26 +00:00
										 |  |  | 	//9
 | 
					
						
							| 
									
										
										
										
											2010-12-21 14:48:05 +00:00
										 |  |  | 	{"MUL",		0x9000, 0xf700, DSPInterpreter::mul,     &DSPEmitter::mul,    1, 2, {{P_REG18, 1, 0, 11, 0x0800},  {P_REG1A, 1, 0, 11, 0x0800}},                            true, false, false, false, true}, | 
					
						
							|  |  |  | 	{"ASR16",	0x9100, 0xf700, DSPInterpreter::asr16,   &DSPEmitter::asr16,  1, 1, {{P_ACC,   1, 0, 11, 0x0800}},                                                          true, false, false, false, true}, | 
					
						
							|  |  |  | 	{"MULMVZ",	0x9200, 0xf600, DSPInterpreter::mulmvz,  &DSPEmitter::mulmvz, 1, 3, {{P_REG18, 1, 0, 11, 0x0800},  {P_REG1A, 1, 0, 11, 0x0800},  {P_ACC, 1, 0, 8, 0x0100}}, true, false, false, false, true}, | 
					
						
							|  |  |  | 	{"MULAC",	0x9400, 0xf600, DSPInterpreter::mulac,   &DSPEmitter::mulac,  1, 3, {{P_REG18, 1, 0, 11, 0x0800},  {P_REG1A, 1, 0, 11, 0x0800},  {P_ACC, 1, 0, 8, 0x0100}}, true, false, false, false, true}, | 
					
						
							|  |  |  | 	{"MULMV",	0x9600, 0xf600, DSPInterpreter::mulmv,   &DSPEmitter::mulmv,  1, 3, {{P_REG18, 1, 0, 11, 0x0800},  {P_REG1A, 1, 0, 11, 0x0800},  {P_ACC, 1, 0, 8, 0x0100}}, true, false, false, false, true}, | 
					
						
							| 
									
										
										
										
											2010-10-14 13:17:38 +00:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2010-03-19 21:53:41 +00:00
										 |  |  | 	//a-b
 | 
					
						
							| 
									
										
										
										
											2010-12-26 03:12:29 +00:00
										 |  |  | 	{"MULX",	0xa000, 0xe700, DSPInterpreter::mulx,    &DSPEmitter::mulx,   1, 2, {{P_REGM18, 1, 0, 11, 0x1000}, {P_REGM19, 1, 0, 10, 0x0800}},                           true, false, false, false, true}, | 
					
						
							| 
									
										
										
										
											2010-12-21 14:48:05 +00:00
										 |  |  | 	{"ABS",		0xa100, 0xf700, DSPInterpreter::abs,     &DSPEmitter::abs,    1, 1, {{P_ACC,    1, 0, 11, 0x0800}},                                                         true, false, false, false, true}, | 
					
						
							| 
									
										
										
										
											2010-12-26 03:12:29 +00:00
										 |  |  | 	{"MULXMVZ",	0xa200, 0xe600, DSPInterpreter::mulxmvz, &DSPEmitter::mulxmvz,1, 3, {{P_REGM18, 1, 0, 11, 0x1000}, {P_REGM19, 1, 0, 10, 0x0800}, {P_ACC, 1, 0, 8, 0x0100}}, true, false, false, false, true}, | 
					
						
							|  |  |  | 	{"MULXAC",	0xa400, 0xe600, DSPInterpreter::mulxac,  &DSPEmitter::mulxac, 1, 3, {{P_REGM18, 1, 0, 11, 0x1000}, {P_REGM19, 1, 0, 10, 0x0800}, {P_ACC, 1, 0, 8, 0x0100}}, true, false, false, false, true}, | 
					
						
							|  |  |  | 	{"MULXMV",	0xa600, 0xe600, DSPInterpreter::mulxmv,  &DSPEmitter::mulxmv, 1, 3, {{P_REGM18, 1, 0, 11, 0x1000}, {P_REGM19, 1, 0, 10, 0x0800}, {P_ACC, 1, 0, 8, 0x0100}}, true, false, false, false, true}, | 
					
						
							| 
									
										
										
										
											2010-12-21 14:48:05 +00:00
										 |  |  | 	{"TST",		0xb100, 0xf700, DSPInterpreter::tst,     &DSPEmitter::tst,    1, 1, {{P_ACC,    1, 0, 11, 0x0800}},                                                         true, false, false, false, true}, | 
					
						
							| 
									
										
										
										
											2009-07-31 15:21:35 +00:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2009-11-04 12:49:26 +00:00
										 |  |  | 	//c-d
 | 
					
						
							| 
									
										
										
										
											2010-12-21 14:48:05 +00:00
										 |  |  | 	{"MULC",	0xc000, 0xe700, DSPInterpreter::mulc,    &DSPEmitter::mulc,   1, 2, {{P_ACCM, 1, 0, 12, 0x1000},   {P_REG1A, 1, 0, 11, 0x0800}},                            true, false, false, false, true}, | 
					
						
							| 
									
										
										
										
											2010-12-23 15:27:49 +00:00
										 |  |  | 	{"CMPAR" ,	0xc100, 0xe700, DSPInterpreter::cmpar,   &DSPEmitter::cmpar,  1, 2, {{P_ACC,  1, 0, 12, 0x1000},   {P_REG1A, 1, 0, 11, 0x0800}},                            true, false, false, false, true}, | 
					
						
							| 
									
										
										
										
											2010-12-21 14:48:05 +00:00
										 |  |  | 	{"MULCMVZ",	0xc200, 0xe600, DSPInterpreter::mulcmvz, &DSPEmitter::mulcmvz,1, 3, {{P_ACCM, 1, 0, 12, 0x1000},   {P_REG1A, 1, 0, 11, 0x0800},  {P_ACC, 1, 0, 8, 0x0100}}, true, false, false, false, true}, | 
					
						
							|  |  |  | 	{"MULCAC",	0xc400, 0xe600, DSPInterpreter::mulcac,  &DSPEmitter::mulcac, 1, 3, {{P_ACCM, 1, 0, 12, 0x1000},   {P_REG1A, 1, 0, 11, 0x0800},  {P_ACC, 1, 0, 8, 0x0100}}, true, false, false, false, true}, | 
					
						
							|  |  |  | 	{"MULCMV",	0xc600, 0xe600, DSPInterpreter::mulcmv,  &DSPEmitter::mulcmv, 1, 3, {{P_ACCM, 1, 0, 12, 0x1000},   {P_REG1A, 1, 0, 11, 0x0800},  {P_ACC, 1, 0, 8, 0x0100}}, true, false, false, false, true}, | 
					
						
							| 
									
										
										
										
											2009-07-31 15:21:35 +00:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2009-11-04 12:49:26 +00:00
										 |  |  | 	//e
 | 
					
						
							| 
									
										
										
										
											2010-12-23 15:27:49 +00:00
										 |  |  | 	{"MADDX",	0xe000, 0xfc00, DSPInterpreter::maddx,   &DSPEmitter::maddx,  1, 2, {{P_REGM18, 1, 0, 8, 0x0200},  {P_REGM19, 1, 0, 7, 0x0100}},                            true, false, false, false, true}, | 
					
						
							|  |  |  | 	{"MSUBX",	0xe400, 0xfc00, DSPInterpreter::msubx,   &DSPEmitter::msubx,  1, 2, {{P_REGM18, 1, 0, 8, 0x0200},  {P_REGM19, 1, 0, 7, 0x0100}},                            true, false, false, false, true}, | 
					
						
							| 
									
										
										
										
											2010-12-21 14:48:05 +00:00
										 |  |  | 	{"MADDC",	0xe800, 0xfc00, DSPInterpreter::maddc,   &DSPEmitter::maddc,  1, 2, {{P_ACCM,   1, 0, 9, 0x0200},  {P_REG19, 1, 0, 7, 0x0100}},                             true, false, false, false, true}, | 
					
						
							|  |  |  | 	{"MSUBC",	0xec00, 0xfc00, DSPInterpreter::msubc,   &DSPEmitter::msubc,  1, 2, {{P_ACCM,   1, 0, 9, 0x0200},  {P_REG19, 1, 0, 7, 0x0100}},                             true, false, false, false, true}, | 
					
						
							| 
									
										
										
										
											2009-11-04 12:49:26 +00:00
										 |  |  | 
 | 
					
						
							|  |  |  | 	//f
 | 
					
						
							| 
									
										
										
										
											2010-12-21 14:48:05 +00:00
										 |  |  | 	{"LSL16",	0xf000, 0xfe00, DSPInterpreter::lsl16,   &DSPEmitter::lsl16,  1, 1, {{P_ACC,   1, 0,  8, 0x0100}},                                                          true, false, false, false, true}, | 
					
						
							|  |  |  | 	{"MADD",	0xf200, 0xfe00, DSPInterpreter::madd,    &DSPEmitter::madd,   1, 2, {{P_REG18, 1, 0,  8, 0x0100},  {P_REG1A, 1, 0, 8, 0x0100}},                             true, false, false, false, true}, | 
					
						
							| 
									
										
										
										
											2010-12-26 03:12:29 +00:00
										 |  |  | 	{"LSR16",	0xf400, 0xfe00, DSPInterpreter::lsr16,   &DSPEmitter::lsr16,  1, 1, {{P_ACC,   1, 0,  8, 0x0100}},                                                          true, false, false, false, true}, | 
					
						
							| 
									
										
										
										
											2010-12-21 14:48:05 +00:00
										 |  |  | 	{"MSUB",	0xf600, 0xfe00, DSPInterpreter::msub,    &DSPEmitter::msub,   1, 2, {{P_REG18, 1, 0,  8, 0x0100},  {P_REG1A, 1, 0, 8, 0x0100}},                             true, false, false, false, true}, | 
					
						
							| 
									
										
										
										
											2010-12-26 03:12:29 +00:00
										 |  |  | 	{"ADDPAXZ",	0xf800, 0xfc00, DSPInterpreter::addpaxz, &DSPEmitter::addpaxz,1, 2, {{P_ACC,   1, 0,  9, 0x0200},  {P_AX, 1, 0, 8, 0x0100}},                                true, false, false, false, true}, | 
					
						
							| 
									
										
										
										
											2010-12-23 15:27:49 +00:00
										 |  |  | 	{"CLRL",	0xfc00, 0xfe00, DSPInterpreter::clrl,    &DSPEmitter::clrl,   1, 1, {{P_ACCL,  1, 0, 11, 0x0800}},                                                          true, false, false, false, true}, | 
					
						
							| 
									
										
										
										
											2010-12-21 14:48:05 +00:00
										 |  |  | 	{"MOVPZ",	0xfe00, 0xfe00, DSPInterpreter::movpz,   &DSPEmitter::movpz,  1, 1, {{P_ACC,   1, 0,  8, 0x0100}},                                                          true, false, false, false, true}, | 
					
						
							| 
									
										
										
										
											2009-07-06 02:10:26 +00:00
										 |  |  | }; | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | const DSPOPCTemplate cw =  | 
					
						
							| 
									
										
										
										
											2010-04-07 15:04:45 +00:00
										 |  |  | 	{"CW",		0x0000, 0x0000, NULL, NULL, 1, 1, {{P_VAL, 2, 0, 0, 0xffff}}, false, false}; | 
					
						
							| 
									
										
										
										
											2009-07-06 02:10:26 +00:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2010-05-23 08:41:58 +00:00
										 |  |  | // extended opcodes
 | 
					
						
							| 
									
										
										
										
											2009-07-06 02:10:26 +00:00
										 |  |  | 
 | 
					
						
							|  |  |  | const DSPOPCTemplate opcodes_ext[] = | 
					
						
							| 
									
										
										
										
											2009-07-24 16:04:29 +00:00
										 |  |  | { | 
					
						
							| 
									
										
										
										
											2010-12-15 01:42:32 +00:00
										 |  |  | 	{"XXX",		0x0000, 0x00fc, DSPInterpreter::Ext::nop,  &DSPEmitter::nop,  1, 1, {{P_VAL, 1, 0, 0, 0x00ff}}, false, false, false}, | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | 	{"DR",		0x0004, 0x00fc, DSPInterpreter::Ext::dr,   &DSPEmitter::dr,   1, 1, {{P_REG, 1, 0, 0, 0x0003}}, false, false, false}, | 
					
						
							|  |  |  | 	{"IR",		0x0008, 0x00fc, DSPInterpreter::Ext::ir,   &DSPEmitter::ir,   1, 1, {{P_REG, 1, 0, 0, 0x0003}}, false, false, false}, | 
					
						
							|  |  |  | 	{"NR",		0x000c, 0x00fc, DSPInterpreter::Ext::nr,   &DSPEmitter::nr,   1, 1, {{P_REG, 1, 0, 0, 0x0003}}, false, false, false}, | 
					
						
							|  |  |  | 	{"MV",		0x0010, 0x00f0, DSPInterpreter::Ext::mv,   &DSPEmitter::mv,   1, 2, {{P_REG18, 1, 0, 2, 0x000c}, {P_REG1C, 1, 0, 0, 0x0003}}, false, false, false}, | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | 	{"S",		0x0020, 0x00e4, DSPInterpreter::Ext::s,    &DSPEmitter::s,    1, 2, {{P_PRG, 1, 0, 0, 0x0003}, {P_REG1C, 1, 0, 3, 0x0018}}, false, false, false}, | 
					
						
							|  |  |  | 	{"SN",		0x0024, 0x00e4, DSPInterpreter::Ext::sn,   &DSPEmitter::sn,   1, 2, {{P_PRG, 1, 0, 0, 0x0003}, {P_REG1C, 1, 0, 3, 0x0018}}, false, false, false}, | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | 	{"L",		0x0040, 0x00c4, DSPInterpreter::Ext::l,    &DSPEmitter::l,    1, 2, {{P_REG18, 1, 0, 3, 0x0038}, {P_PRG, 1, 0, 0, 0x0003}}, false, false, false}, | 
					
						
							|  |  |  | 	{"LN",		0x0044, 0x00c4, DSPInterpreter::Ext::ln,   &DSPEmitter::ln,   1, 2, {{P_REG18, 1, 0, 3, 0x0038}, {P_PRG, 1, 0, 0, 0x0003}}, false, false, false}, | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | 	{"LS",		0x0080, 0x00ce, DSPInterpreter::Ext::ls,   &DSPEmitter::ls,   1, 2, {{P_REG18, 1, 0, 4, 0x0030}, {P_ACCM, 1, 0, 0, 0x0001}}, false, false, false}, | 
					
						
							|  |  |  | 	{"SL",		0x0082, 0x00ce, DSPInterpreter::Ext::sl,   &DSPEmitter::sl,   1, 2, {{P_ACCM, 1, 0, 0, 0x0001}, {P_REG18, 1, 0, 4, 0x0030}}, false, false, false}, | 
					
						
							|  |  |  | 	{"LSN",		0x0084, 0x00ce, DSPInterpreter::Ext::lsn,  &DSPEmitter::lsn,  1, 2, {{P_REG18, 1, 0, 4, 0x0030}, {P_ACCM, 1, 0, 0, 0x0001}}, false, false, false}, | 
					
						
							|  |  |  | 	{"SLN",		0x0086, 0x00ce, DSPInterpreter::Ext::sln,  &DSPEmitter::sln,  1, 2, {{P_ACCM, 1, 0, 0, 0x0001}, {P_REG18, 1, 0, 4, 0x0030}}, false, false, false}, | 
					
						
							|  |  |  | 	{"LSM",		0x0088, 0x00ce, DSPInterpreter::Ext::lsm,  &DSPEmitter::lsm,  1, 2, {{P_REG18, 1, 0, 4, 0x0030}, {P_ACCM, 1, 0, 0, 0x0001}}, false, false, false}, | 
					
						
							|  |  |  | 	{"SLM",		0x008a, 0x00ce, DSPInterpreter::Ext::slm,  &DSPEmitter::slm,  1, 2, {{P_ACCM, 1, 0, 0, 0x0001}, {P_REG18, 1, 0, 4, 0x0030}}, false, false, false}, | 
					
						
							|  |  |  | 	{"LSNM",	0x008c, 0x00ce, DSPInterpreter::Ext::lsnm, &DSPEmitter::lsnm, 1, 2, {{P_REG18, 1, 0, 4, 0x0030}, {P_ACCM, 1, 0, 0, 0x0001}}, false, false, false}, | 
					
						
							|  |  |  | 	{"SLNM",	0x008e, 0x00ce, DSPInterpreter::Ext::slnm, &DSPEmitter::slnm, 1, 2, {{P_ACCM, 1, 0, 0, 0x0001}, {P_REG18, 1, 0, 4, 0x0030}}, false, false, false}, | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | 	{"LD",		0x00c0, 0x00cc, DSPInterpreter::Ext::ld,   &DSPEmitter::ld,   1, 3, {{P_REGM18, 1, 0, 4, 0x0020}, {P_REGM19, 1, 0, 3, 0x0010}, {P_PRG, 1, 0, 0, 0x0003}}, false, false, false}, | 
					
						
							|  |  |  | 	{"LDN",		0x00c4, 0x00cc, DSPInterpreter::Ext::ldn,  &DSPEmitter::ldn,  1, 3, {{P_REGM18, 1, 0, 4, 0x0020}, {P_REGM19, 1, 0, 3, 0x0010}, {P_PRG, 1, 0, 0, 0x0003}}, false, false, false}, | 
					
						
							|  |  |  | 	{"LDM",		0x00c8, 0x00cc, DSPInterpreter::Ext::ldm,  &DSPEmitter::ldm,  1, 3, {{P_REGM18, 1, 0, 4, 0x0020}, {P_REGM19, 1, 0, 3, 0x0010}, {P_PRG, 1, 0, 0, 0x0003}}, false, false, false}, | 
					
						
							|  |  |  | 	{"LDNM",	0x00cc, 0x00cc, DSPInterpreter::Ext::ldnm, &DSPEmitter::ldnm, 1, 3, {{P_REGM18, 1, 0, 4, 0x0020}, {P_REGM19, 1, 0, 3, 0x0010}, {P_PRG, 1, 0, 0, 0x0003}}, false, false, false}, | 
					
						
							| 
									
										
										
										
											2009-07-06 02:10:26 +00:00
										 |  |  | }; | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | const int opcodes_size = sizeof(opcodes) / sizeof(DSPOPCTemplate); | 
					
						
							|  |  |  | const int opcodes_ext_size = sizeof(opcodes_ext) / sizeof(DSPOPCTemplate); | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | const pdlabel_t pdlabels[] = | 
					
						
							|  |  |  | { | 
					
						
							|  |  |  | 	{0xffa0, "COEF_A1_0", "COEF_A1_0",}, | 
					
						
							|  |  |  | 	{0xffa1, "COEF_A2_0", "COEF_A2_0",}, | 
					
						
							|  |  |  | 	{0xffa2, "COEF_A1_1", "COEF_A1_1",}, | 
					
						
							|  |  |  | 	{0xffa3, "COEF_A2_1", "COEF_A2_1",}, | 
					
						
							|  |  |  | 	{0xffa4, "COEF_A1_2", "COEF_A1_2",}, | 
					
						
							|  |  |  | 	{0xffa5, "COEF_A2_2", "COEF_A2_2",}, | 
					
						
							|  |  |  | 	{0xffa6, "COEF_A1_3", "COEF_A1_3",}, | 
					
						
							|  |  |  | 	{0xffa7, "COEF_A2_3", "COEF_A2_3",}, | 
					
						
							|  |  |  | 	{0xffa8, "COEF_A1_4", "COEF_A1_4",}, | 
					
						
							|  |  |  | 	{0xffa9, "COEF_A2_4", "COEF_A2_4",}, | 
					
						
							|  |  |  | 	{0xffaa, "COEF_A1_5", "COEF_A1_5",}, | 
					
						
							|  |  |  | 	{0xffab, "COEF_A2_5", "COEF_A2_5",}, | 
					
						
							|  |  |  | 	{0xffac, "COEF_A1_6", "COEF_A1_6",}, | 
					
						
							|  |  |  | 	{0xffad, "COEF_A2_6", "COEF_A2_6",}, | 
					
						
							|  |  |  | 	{0xffae, "COEF_A1_7", "COEF_A1_7",}, | 
					
						
							|  |  |  | 	{0xffaf, "COEF_A2_7", "COEF_A2_7",}, | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | 	{0xffb0, "0xffb0", 0,}, | 
					
						
							|  |  |  | 	{0xffb1, "0xffb1", 0,}, | 
					
						
							|  |  |  | 	{0xffb2, "0xffb2", 0,}, | 
					
						
							|  |  |  | 	{0xffb3, "0xffb3", 0,}, | 
					
						
							|  |  |  | 	{0xffb4, "0xffb4", 0,}, | 
					
						
							|  |  |  | 	{0xffb5, "0xffb5", 0,}, | 
					
						
							|  |  |  | 	{0xffb6, "0xffb6", 0,}, | 
					
						
							|  |  |  | 	{0xffb7, "0xffb7", 0,}, | 
					
						
							|  |  |  | 	{0xffb8, "0xffb8", 0,}, | 
					
						
							|  |  |  | 	{0xffb9, "0xffb9", 0,}, | 
					
						
							|  |  |  | 	{0xffba, "0xffba", 0,}, | 
					
						
							|  |  |  | 	{0xffbb, "0xffbb", 0,}, | 
					
						
							|  |  |  | 	{0xffbc, "0xffbc", 0,}, | 
					
						
							|  |  |  | 	{0xffbd, "0xffbd", 0,}, | 
					
						
							|  |  |  | 	{0xffbe, "0xffbe", 0,}, | 
					
						
							|  |  |  | 	{0xffbf, "0xffbf", 0,}, | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | 	{0xffc0, "0xffc0", 0,}, | 
					
						
							|  |  |  | 	{0xffc1, "0xffc1", 0,}, | 
					
						
							|  |  |  | 	{0xffc2, "0xffc2", 0,}, | 
					
						
							|  |  |  | 	{0xffc3, "0xffc3", 0,}, | 
					
						
							|  |  |  | 	{0xffc4, "0xffc4", 0,}, | 
					
						
							|  |  |  | 	{0xffc5, "0xffc5", 0,}, | 
					
						
							|  |  |  | 	{0xffc6, "0xffc6", 0,}, | 
					
						
							|  |  |  | 	{0xffc7, "0xffc7", 0,}, | 
					
						
							|  |  |  | 	{0xffc8, "0xffc8", 0,}, | 
					
						
							|  |  |  | 	{0xffc9, "DSCR", "DSP DMA Control Reg",}, | 
					
						
							|  |  |  | 	{0xffca, "0xffca", 0,}, | 
					
						
							|  |  |  | 	{0xffcb, "DSBL", "DSP DMA Block Length",}, | 
					
						
							|  |  |  | 	{0xffcc, "0xffcc", 0,}, | 
					
						
							|  |  |  | 	{0xffcd, "DSPA", "DSP DMA DMEM Address",}, | 
					
						
							|  |  |  | 	{0xffce, "DSMAH", "DSP DMA Mem Address H",}, | 
					
						
							|  |  |  | 	{0xffcf, "DSMAL", "DSP DMA Mem Address L",}, | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | 	{0xffd0, "0xffd0",0,}, | 
					
						
							|  |  |  | 	{0xffd1, "SampleFormat", "SampleFormat",}, | 
					
						
							|  |  |  | 	{0xffd2, "0xffd2",0,}, | 
					
						
							|  |  |  | 	{0xffd3, "UnkZelda", "Unk Zelda reads/writes from/to it",}, | 
					
						
							|  |  |  | 	{0xffd4, "ACSAH", "Accelerator start address H",}, | 
					
						
							|  |  |  | 	{0xffd5, "ACSAL", "Accelerator start address L",}, | 
					
						
							|  |  |  | 	{0xffd6, "ACEAH", "Accelerator end address H",}, | 
					
						
							|  |  |  | 	{0xffd7, "ACEAL", "Accelerator end address L",}, | 
					
						
							|  |  |  | 	{0xffd8, "ACCAH", "Accelerator current address H",}, | 
					
						
							|  |  |  | 	{0xffd9, "ACCAL", "Accelerator current address L",}, | 
					
						
							|  |  |  | 	{0xffda, "pred_scale", "pred_scale",}, | 
					
						
							|  |  |  | 	{0xffdb, "yn1", "yn1",}, | 
					
						
							|  |  |  | 	{0xffdc, "yn2", "yn2",}, | 
					
						
							|  |  |  | 	{0xffdd, "ARAM", "Direct Read from ARAM (uses ADPCM)",}, | 
					
						
							|  |  |  | 	{0xffde, "GAIN", "Gain",}, | 
					
						
							|  |  |  | 	{0xffdf, "0xffdf", 0,}, | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | 	{0xffe0, "0xffe0",0,}, | 
					
						
							|  |  |  | 	{0xffe1, "0xffe1",0,}, | 
					
						
							|  |  |  | 	{0xffe2, "0xffe2",0,}, | 
					
						
							|  |  |  | 	{0xffe3, "0xffe3",0,}, | 
					
						
							|  |  |  | 	{0xffe4, "0xffe4",0,}, | 
					
						
							|  |  |  | 	{0xffe5, "0xffe5",0,}, | 
					
						
							|  |  |  | 	{0xffe6, "0xffe6",0,}, | 
					
						
							|  |  |  | 	{0xffe7, "0xffe7",0,}, | 
					
						
							|  |  |  | 	{0xffe8, "0xffe8",0,}, | 
					
						
							|  |  |  | 	{0xffe9, "0xffe9",0,}, | 
					
						
							|  |  |  | 	{0xffea, "0xffea",0,}, | 
					
						
							|  |  |  | 	{0xffeb, "0xffeb",0,}, | 
					
						
							|  |  |  | 	{0xffec, "0xffec",0,}, | 
					
						
							|  |  |  | 	{0xffed, "0xffed",0,}, | 
					
						
							|  |  |  | 	{0xffee, "0xffee",0,}, | 
					
						
							|  |  |  | 	{0xffef, "AMDM", "ARAM DMA Request Mask",}, | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | 	{0xfff0, "0xfff0",0,}, | 
					
						
							|  |  |  | 	{0xfff1, "0xfff1",0,}, | 
					
						
							|  |  |  | 	{0xfff2, "0xfff2",0,}, | 
					
						
							|  |  |  | 	{0xfff3, "0xfff3",0,}, | 
					
						
							|  |  |  | 	{0xfff4, "0xfff4",0,}, | 
					
						
							|  |  |  | 	{0xfff5, "0xfff5",0,}, | 
					
						
							|  |  |  | 	{0xfff6, "0xfff6",0,}, | 
					
						
							|  |  |  | 	{0xfff7, "0xfff7",0,}, | 
					
						
							|  |  |  | 	{0xfff8, "0xfff8",0,}, | 
					
						
							|  |  |  | 	{0xfff9, "0xfff9",0,}, | 
					
						
							|  |  |  | 	{0xfffa, "0xfffa",0,}, | 
					
						
							|  |  |  | 	{0xfffb, "DIRQ", "DSP IRQ Request",}, | 
					
						
							|  |  |  | 	{0xfffc, "DMBH", "DSP Mailbox H",}, | 
					
						
							|  |  |  | 	{0xfffd, "DMBL", "DSP Mailbox L",}, | 
					
						
							|  |  |  | 	{0xfffe, "CMBH", "CPU Mailbox H",}, | 
					
						
							|  |  |  | 	{0xffff, "CMBL", "CPU Mailbox L",}, | 
					
						
							|  |  |  | }; | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | const u32 pdlabels_size = sizeof(pdlabels) / sizeof(pdlabel_t); | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | const pdlabel_t regnames[] = | 
					
						
							|  |  |  | { | 
					
						
							|  |  |  | 	{0x00, "AR0",       "Addr Reg 00",}, | 
					
						
							|  |  |  | 	{0x01, "AR1",       "Addr Reg 01",}, | 
					
						
							|  |  |  | 	{0x02, "AR2",       "Addr Reg 02",}, | 
					
						
							|  |  |  | 	{0x03, "AR3",       "Addr Reg 03",}, | 
					
						
							|  |  |  | 	{0x04, "IX0",       "Index Reg 0",}, | 
					
						
							|  |  |  | 	{0x05, "IX1",       "Index Reg 1",}, | 
					
						
							|  |  |  | 	{0x06, "IX2",       "Index Reg 2",}, | 
					
						
							|  |  |  | 	{0x07, "IX3",       "Index Reg 3",}, | 
					
						
							|  |  |  | 	{0x08, "WR0",       "Wrapping Register 0",}, | 
					
						
							|  |  |  | 	{0x09, "WR1",       "Wrapping Register 1",}, | 
					
						
							|  |  |  | 	{0x0a, "WR2",       "Wrapping Register 2",}, | 
					
						
							|  |  |  | 	{0x0b, "WR3",       "Wrapping Register 3",}, | 
					
						
							|  |  |  | 	{0x0c, "ST0",       "Call stack",}, | 
					
						
							|  |  |  | 	{0x0d, "ST1",       "Data stack",}, | 
					
						
							|  |  |  | 	{0x0e, "ST2",       "Loop addr stack",}, | 
					
						
							|  |  |  | 	{0x0f, "ST3",       "Loop counter",}, | 
					
						
							|  |  |  | 	{0x10, "AC0.H",     "Accu High 0",}, | 
					
						
							|  |  |  | 	{0x11, "AC1.H",     "Accu High 1",}, | 
					
						
							|  |  |  | 	{0x12, "CR",        "Config Register",}, | 
					
						
							|  |  |  | 	{0x13, "SR",        "Special Register",}, | 
					
						
							|  |  |  | 	{0x14, "PROD.L",    "Prod L",}, | 
					
						
							|  |  |  | 	{0x15, "PROD.M1",   "Prod M1",}, | 
					
						
							|  |  |  | 	{0x16, "PROD.H",    "Prod H",}, | 
					
						
							|  |  |  | 	{0x17, "PROD.M2",   "Prod M2",}, | 
					
						
							|  |  |  | 	{0x18, "AX0.L",		"Extra Accu L 0",}, | 
					
						
							|  |  |  | 	{0x19, "AX1.L",		"Extra Accu L 1",}, | 
					
						
							|  |  |  | 	{0x1a, "AX0.H",		"Extra Accu H 0",}, | 
					
						
							|  |  |  | 	{0x1b, "AX1.H",		"Extra Accu H 1",}, | 
					
						
							|  |  |  | 	{0x1c, "AC0.L",		"Accu Low 0",}, | 
					
						
							|  |  |  | 	{0x1d, "AC1.L",		"Accu Low 1",}, | 
					
						
							|  |  |  | 	{0x1e, "AC0.M",		"Accu Mid 0",}, | 
					
						
							|  |  |  | 	{0x1f, "AC1.M",		"Accu Mid 1",}, | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | 	// To resolve combined register names.
 | 
					
						
							|  |  |  | 	{0x20, "ACC0",		"Accu Full 0",}, | 
					
						
							|  |  |  | 	{0x21, "ACC1",		"Accu Full 1",}, | 
					
						
							|  |  |  | 	{0x22, "AX0",		"Extra Accu 0",}, | 
					
						
							|  |  |  | 	{0x23, "AX1",		"Extra Accu 1",}, | 
					
						
							|  |  |  | }; | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2010-03-29 01:18:05 +00:00
										 |  |  | const DSPOPCTemplate *opTable[OPTABLE_SIZE]; | 
					
						
							|  |  |  | const DSPOPCTemplate *extOpTable[EXT_OPTABLE_SIZE]; | 
					
						
							| 
									
										
										
										
											2009-08-19 21:37:24 +00:00
										 |  |  | u16 writeBackLog[WRITEBACKLOGSIZE]; | 
					
						
							|  |  |  | int writeBackLogIdx[WRITEBACKLOGSIZE]; | 
					
						
							| 
									
										
										
										
											2009-07-06 02:10:26 +00:00
										 |  |  | 
 | 
					
						
							|  |  |  | const char* pdname(u16 val) | 
					
						
							|  |  |  | { | 
					
						
							|  |  |  | 	static char tmpstr[12]; // nasty
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | 	for (int i = 0; i < (int)(sizeof(pdlabels) / sizeof(pdlabel_t)); i++) | 
					
						
							|  |  |  | 	{ | 
					
						
							|  |  |  | 		if (pdlabels[i].addr == val) | 
					
						
							|  |  |  | 			return pdlabels[i].name; | 
					
						
							|  |  |  | 	} | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | 	sprintf(tmpstr, "0x%04x", val); | 
					
						
							|  |  |  | 	return tmpstr; | 
					
						
							|  |  |  | } | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | const char *pdregname(int val) | 
					
						
							|  |  |  | { | 
					
						
							|  |  |  | 	return regnames[val].name; | 
					
						
							|  |  |  | } | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | const char *pdregnamelong(int val) | 
					
						
							|  |  |  | { | 
					
						
							|  |  |  | 	return regnames[val].description; | 
					
						
							|  |  |  | } | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | const DSPOPCTemplate *GetOpTemplate(const UDSPInstruction &inst) | 
					
						
							|  |  |  | { | 
					
						
							| 
									
										
										
										
											2010-03-29 01:18:05 +00:00
										 |  |  | 	return opTable[inst]; | 
					
						
							| 
									
										
										
										
											2009-07-06 02:10:26 +00:00
										 |  |  | } | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | // This function could use the above GetOpTemplate, but then we'd lose the
 | 
					
						
							|  |  |  | // nice property that it catches colliding op masks.
 | 
					
						
							|  |  |  | void InitInstructionTable() | 
					
						
							|  |  |  | { | 
					
						
							| 
									
										
										
										
											2009-07-24 16:04:29 +00:00
										 |  |  | 	// ext op table
 | 
					
						
							|  |  |  | 	for (int i = 0; i < EXT_OPTABLE_SIZE; i++)  | 
					
						
							| 
									
										
										
										
											2010-03-29 01:18:05 +00:00
										 |  |  | 		extOpTable[i] = &cw; | 
					
						
							| 
									
										
										
										
											2009-07-24 16:04:29 +00:00
										 |  |  | 
 | 
					
						
							|  |  |  | 	for (int i = 0; i < EXT_OPTABLE_SIZE; i++)   | 
					
						
							|  |  |  |     { | 
					
						
							|  |  |  | 		for (int j = 0; j < opcodes_ext_size; j++) | 
					
						
							|  |  |  | 		{ | 
					
						
							|  |  |  | 			u16 mask = opcodes_ext[j].opcode_mask; | 
					
						
							|  |  |  | 			if ((mask & i) == opcodes_ext[j].opcode)  | 
					
						
							|  |  |  | 			{ | 
					
						
							| 
									
										
										
										
											2010-03-29 01:18:05 +00:00
										 |  |  | 				if (extOpTable[i] == &cw)  | 
					
						
							|  |  |  | 					extOpTable[i] = &opcodes_ext[j]; | 
					
						
							| 
									
										
										
										
											2009-07-24 16:04:29 +00:00
										 |  |  | 				else | 
					
						
							|  |  |  | 					ERROR_LOG(DSPLLE, "opcode ext table place %d already in use for %s", i, opcodes_ext[j].name); 	 | 
					
						
							|  |  |  | 			} | 
					
						
							|  |  |  | 		}    | 
					
						
							|  |  |  | 	} | 
					
						
							| 
									
										
										
										
											2009-07-25 20:12:38 +00:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2009-07-24 16:04:29 +00:00
										 |  |  | 	// op table
 | 
					
						
							| 
									
										
										
										
											2009-07-06 02:10:26 +00:00
										 |  |  | 	for (int i = 0; i < OPTABLE_SIZE; i++) | 
					
						
							| 
									
										
										
										
											2010-03-29 01:18:05 +00:00
										 |  |  | 		opTable[i] = &cw; | 
					
						
							| 
									
										
										
										
											2009-07-06 02:10:26 +00:00
										 |  |  | 	 | 
					
						
							|  |  |  | 	for (int i = 0; i < OPTABLE_SIZE; i++) | 
					
						
							|  |  |  | 	{ | 
					
						
							|  |  |  | 		for (int j = 0; j < opcodes_size; j++) | 
					
						
							|  |  |  | 		{ | 
					
						
							|  |  |  | 			u16 mask = opcodes[j].opcode_mask; | 
					
						
							|  |  |  | 			if ((mask & i) == opcodes[j].opcode) | 
					
						
							|  |  |  | 			{ | 
					
						
							| 
									
										
										
										
											2010-03-29 01:18:05 +00:00
										 |  |  | 				if (opTable[i] == &cw) | 
					
						
							|  |  |  | 					opTable[i] = &opcodes[j]; | 
					
						
							| 
									
										
										
										
											2009-07-06 02:10:26 +00:00
										 |  |  | 				else | 
					
						
							|  |  |  | 					ERROR_LOG(DSPLLE, "opcode table place %d already in use for %s", i, opcodes[j].name);  | 
					
						
							|  |  |  | 			} | 
					
						
							|  |  |  | 		} | 
					
						
							|  |  |  | 	} | 
					
						
							| 
									
										
										
										
											2009-08-19 21:37:24 +00:00
										 |  |  | 
 | 
					
						
							|  |  |  | 	for (int i=0; i < WRITEBACKLOGSIZE; i++) | 
					
						
							|  |  |  | 		writeBackLogIdx[i] = -1; | 
					
						
							| 
									
										
										
										
											2009-07-06 02:10:26 +00:00
										 |  |  | }	 |