Files
dolphin/Source/Core/Core
Léo Lam b9f7d67667 IPC: Fix missing interrupt when writing to Y1/Y2
The IPC interrupt is triggered when IY1/IY2 is set and Y1/Y2 is written
to even when this results in clearing the bit.

This shouldn't change anything in practice but it's a difference
that Dolphin wasn't taking into account, which made me waste some time
when I was writing a hwtest :/
2018-03-16 18:51:08 +01:00
..
2018-03-14 22:03:12 -04:00
2018-03-14 22:03:12 -04:00
2018-03-16 18:51:08 +01:00
2017-06-06 16:27:52 +02:00
2017-04-25 09:20:09 +01:00
2017-03-27 23:46:19 -04:00
2018-03-14 22:03:12 -04:00
2018-02-20 20:41:29 +01:00
2017-01-12 21:30:11 +01:00