Files
dolphin/Source/Core/Core/HW
Léo Lam b9f7d67667 IPC: Fix missing interrupt when writing to Y1/Y2
The IPC interrupt is triggered when IY1/IY2 is set and Y1/Y2 is written
to even when this results in clearing the bit.

This shouldn't change anything in practice but it's a difference
that Dolphin wasn't taking into account, which made me waste some time
when I was writing a hwtest :/
2018-03-16 18:51:08 +01:00
..
2018-02-20 20:41:29 +01:00
2017-06-15 18:52:22 -04:00
2017-06-15 18:52:22 -04:00
2018-03-14 22:03:12 -04:00
2017-08-22 16:40:34 +02:00
2017-06-15 21:33:50 +02:00
2017-01-30 17:44:03 -05:00
2017-11-17 22:11:31 -06:00
2017-01-17 20:46:58 -05:00