forked from espressif/esp-idf
		
	
		
			
	
	
		
			21 lines
		
	
	
		
			897 B
		
	
	
	
		
			C
		
	
	
	
	
	
		
		
			
		
	
	
			21 lines
		
	
	
		
			897 B
		
	
	
	
		
			C
		
	
	
	
	
	
| 
								 | 
							
								#include <stdio.h>
							 | 
						||
| 
								 | 
							
								#include "unity.h"
							 | 
						||
| 
								 | 
							
								#include "rom/ets_sys.h"
							 | 
						||
| 
								 | 
							
								#include "soc/rtc_cntl_reg.h"
							 | 
						||
| 
								 | 
							
								#include "soc/sens_reg.h"
							 | 
						||
| 
								 | 
							
								
							 | 
						||
| 
								 | 
							
								TEST_CASE("can control TSENS using registers", "[rtc][ignore]")
							 | 
						||
| 
								 | 
							
								{
							 | 
						||
| 
								 | 
							
								    SET_PERI_REG_BITS(SENS_SAR_MEAS_WAIT2_REG, SENS_FORCE_XPD_SAR, 3, SENS_FORCE_XPD_SAR_S);
							 | 
						||
| 
								 | 
							
								    SET_PERI_REG_BITS(SENS_SAR_TSENS_CTRL_REG, SENS_TSENS_CLK_DIV, 10, SENS_TSENS_CLK_DIV_S);
							 | 
						||
| 
								 | 
							
								    CLEAR_PERI_REG_MASK(SENS_SAR_TSENS_CTRL_REG, SENS_TSENS_POWER_UP);
							 | 
						||
| 
								 | 
							
								    CLEAR_PERI_REG_MASK(SENS_SAR_TSENS_CTRL_REG, SENS_TSENS_DUMP_OUT);
							 | 
						||
| 
								 | 
							
								    SET_PERI_REG_MASK(SENS_SAR_TSENS_CTRL_REG, SENS_TSENS_POWER_UP_FORCE);
							 | 
						||
| 
								 | 
							
								    SET_PERI_REG_MASK(SENS_SAR_TSENS_CTRL_REG, SENS_TSENS_POWER_UP);
							 | 
						||
| 
								 | 
							
								    ets_delay_us(100);
							 | 
						||
| 
								 | 
							
								    SET_PERI_REG_MASK(SENS_SAR_TSENS_CTRL_REG, SENS_TSENS_DUMP_OUT);
							 | 
						||
| 
								 | 
							
								    ets_delay_us(5);
							 | 
						||
| 
								 | 
							
								    int res = GET_PERI_REG_BITS2(SENS_SAR_SLAVE_ADDR3_REG, SENS_TSENS_OUT, SENS_TSENS_OUT_S);
							 | 
						||
| 
								 | 
							
								    printf("res=%d\n", res);
							 | 
						||
| 
								 | 
							
								}
							 |