feedc0de/esp-idf
1
0
Fork 0
forked from espressif/esp-idf
Code Pull Requests Activity

Merge branch 'bugfix/fix_co-cpu_riscv_ulp_ld_for_esp32s2' into 'master'

Browse Source 
bugfix: add .rodata section for riscv ulp for esp32s2

See merge request espressif/esp-idf!13109
This commit is contained in:
Michael (XIAO Xufeng)
2021-04-19 07:49:58 +00:00
parent 2f298aa02a 357b64fd2c
commit 06ec13e422
1 changed files with 6 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
components/ulp/ld/esp32s2.ulp.riscv.ld
View File

@@ -16,6 +16,12 @@ SECTIONS
*(.text*) *(.text*)
} >ram } >ram
.rodata ALIGN(4):
{
*(.rodata)
*(.rodata*)
} > ram
.data ALIGN(4): .data ALIGN(4):
{ {
*(.data) *(.data)