feedc0de/esp-idf
1
0
Fork 0
forked from espressif/esp-idf
Code Pull Requests Activity

fix(uart): correct C2 UART_BITRATE_MAX value

Browse Source
This commit is contained in:
Song Ruo Jing
2024-03-22 11:24:07 +08:00
parent 5fa34283c0
commit 1ed2f223fb
3 changed files with 4 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
components/soc/esp32c2/include/soc/Kconfig.soc_caps.in
View File

@@ -617,7 +617,7 @@ config SOC_UART_FIFO_LEN
config SOC_UART_BITRATE_MAX config SOC_UART_BITRATE_MAX
int int
default 5000000 default 2500000
config SOC_UART_SUPPORT_WAKEUP_INT config SOC_UART_SUPPORT_WAKEUP_INT
bool bool

5
components/soc/esp32c2/include/soc/clk_tree_defs.h
View File

@@ -190,9 +190,6 @@ typedef enum {
UART_SCLK_DEFAULT = SOC_MOD_CLK_PLL_F40M, /*!< UART source clock default choice is PLL_F40M */ UART_SCLK_DEFAULT = SOC_MOD_CLK_PLL_F40M, /*!< UART source clock default choice is PLL_F40M */
} soc_periph_uart_clk_src_legacy_t; } soc_periph_uart_clk_src_legacy_t;
/////////////////////////////////////////////////I2C////////////////////////////////////////////////////////////////////
/////////////////////////////////////////////////SPI//////////////////////////////////////////////////////////////////// /////////////////////////////////////////////////SPI////////////////////////////////////////////////////////////////////
/** /**
@@ -209,6 +206,8 @@ typedef enum {
SPI_CLK_SRC_XTAL = SOC_MOD_CLK_XTAL, /*!< Select XTAL as SPI source clock */ SPI_CLK_SRC_XTAL = SOC_MOD_CLK_XTAL, /*!< Select XTAL as SPI source clock */
} soc_periph_spi_clk_src_t; } soc_periph_spi_clk_src_t;
/////////////////////////////////////////////////I2C////////////////////////////////////////////////////////////////////
/** /**
* @brief Array initializer for all supported clock sources of I2C * @brief Array initializer for all supported clock sources of I2C
*/ */

2
components/soc/esp32c2/include/soc/soc_caps.h
View File

@@ -289,7 +289,7 @@
#define SOC_UART_NUM (2) #define SOC_UART_NUM (2)
#define SOC_UART_HP_NUM (2) #define SOC_UART_HP_NUM (2)
#define SOC_UART_FIFO_LEN (128) /*!< The UART hardware FIFO length */ #define SOC_UART_FIFO_LEN (128) /*!< The UART hardware FIFO length */
#define SOC_UART_BITRATE_MAX (5000000) /*!< Max bit rate supported by UART */ #define SOC_UART_BITRATE_MAX (2500000) /*!< Max bit rate supported by UART */
#define SOC_UART_SUPPORT_WAKEUP_INT (1) /*!< Support UART wakeup interrupt */ #define SOC_UART_SUPPORT_WAKEUP_INT (1) /*!< Support UART wakeup interrupt */
#define SOC_UART_SUPPORT_PLL_F40M_CLK (1) /*!< Support APB as the clock source */ #define SOC_UART_SUPPORT_PLL_F40M_CLK (1) /*!< Support APB as the clock source */
#define SOC_UART_SUPPORT_RTC_CLK (1) /*!< Support RTC clock as the clock source */ #define SOC_UART_SUPPORT_RTC_CLK (1) /*!< Support RTC clock as the clock source */