feedc0de/esp-idf
1
0
Fork 0
forked from espressif/esp-idf
Code Pull Requests Activity

Merge branch 'bugfix/update_ecdsa_api_for_c5' into 'master'

Browse Source 
fix(hal): update ECDSA API to set register values correctly for ESP32C5

See merge request espressif/esp-idf!31219
This commit is contained in:
Mahavir Jain
2024-06-04 12:14:01 +08:00
parent 6d3cbbfadd 7c8a43ffc2
commit 4ad401f872
1 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
components/hal/esp32c5/include/hal/ecdsa_ll.h
View File

@@ -113,9 +113,9 @@ static inline void ecdsa_ll_enable_intr(ecdsa_ll_intr_type_t type)
switch (type) { switch (type) {
case ECDSA_INT_CALC_DONE: case ECDSA_INT_CALC_DONE:
#if !CONFIG_IDF_TARGET_ESP32C5_BETA3_VERSION #if !CONFIG_IDF_TARGET_ESP32C5_BETA3_VERSION
REG_SET_FIELD(ECDSA_INT_ENA_REG, ECDSA_PREP_DONE_INT_ENA, 0); REG_SET_FIELD(ECDSA_INT_ENA_REG, ECDSA_PREP_DONE_INT_ENA, 1);
#else #else
REG_SET_FIELD(ECDSA_INT_ENA_REG, ECDSA_CALC_DONE_INT_ENA, 0); REG_SET_FIELD(ECDSA_INT_ENA_REG, ECDSA_CALC_DONE_INT_ENA, 1);
#endif #endif
break; break;
case ECDSA_INT_SHA_RELEASE: case ECDSA_INT_SHA_RELEASE:
@@ -161,9 +161,9 @@ static inline void ecdsa_ll_clear_intr(ecdsa_ll_intr_type_t type)
switch (type) { switch (type) {
case ECDSA_INT_CALC_DONE: case ECDSA_INT_CALC_DONE:
#if !CONFIG_IDF_TARGET_ESP32C5_BETA3_VERSION #if !CONFIG_IDF_TARGET_ESP32C5_BETA3_VERSION
REG_SET_FIELD(ECDSA_INT_ENA_REG, ECDSA_PREP_DONE_INT_CLR, 0); REG_SET_FIELD(ECDSA_INT_ENA_REG, ECDSA_PREP_DONE_INT_CLR, 1);
#else #else
REG_SET_FIELD(ECDSA_INT_ENA_REG, ECDSA_CALC_DONE_INT_CLR, 0); REG_SET_FIELD(ECDSA_INT_ENA_REG, ECDSA_CALC_DONE_INT_CLR, 1);
#endif #endif
break; break;
case ECDSA_INT_SHA_RELEASE: case ECDSA_INT_SHA_RELEASE: