feedc0de/esp-idf
1
0
Fork 0
forked from espressif/esp-idf
Code Pull Requests Activity

fix(soc): Fix incorrect reserved bits calculation in xts_pseudo_round_conf

Browse Source
This commit is contained in:
harshal.patil
2025-01-17 14:09:35 +05:30
parent 3dd1ad9fdd
commit 5863b66ba5
1 changed files with 7 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
components/soc/esp32h2/register/soc/spi_mem_struct.h
View File

@@ -1,5 +1,5 @@
/* /*
* SPDX-FileCopyrightText: 2022-2024 Espressif Systems (Shanghai) CO LTD * SPDX-FileCopyrightText: 2022-2025 Espressif Systems (Shanghai) CO LTD
* *
* SPDX-License-Identifier: Apache-2.0 * SPDX-License-Identifier: Apache-2.0
*/ */
@@ -1039,7 +1039,7 @@ typedef volatile struct spi_mem_dev_s {
uint32_t reg_pseudo_rng_cnt : 3; /*xts aes peseudo function base round that must be performed.*/ uint32_t reg_pseudo_rng_cnt : 3; /*xts aes peseudo function base round that must be performed.*/
uint32_t reg_pseudo_base : 4; /*xts aes peseudo function base round that must be performed.*/ uint32_t reg_pseudo_base : 4; /*xts aes peseudo function base round that must be performed.*/
uint32_t reg_pseudo_inc : 2; /*xts aes peseudo function increment round that will be performed randomly between 0 & 2**(inc+1).*/ uint32_t reg_pseudo_inc : 2; /*xts aes peseudo function increment round that will be performed randomly between 0 & 2**(inc+1).*/
uint32_t reserved11 : 27; /*reserved*/ uint32_t reserved11 : 21; /*reserved*/
}; };
uint32_t val; uint32_t val;
} xts_pseudo_round_conf; } xts_pseudo_round_conf;
@@ -1080,6 +1080,11 @@ typedef volatile struct spi_mem_dev_s {
} spi_mem_dev_t; } spi_mem_dev_t;
extern spi_mem_dev_t SPIMEM0; extern spi_mem_dev_t SPIMEM0;
extern spi_mem_dev_t SPIMEM1; extern spi_mem_dev_t SPIMEM1;
#ifndef __cplusplus
_Static_assert(sizeof(spi_mem_dev_t) == 0x400, "Invalid size of spi_mem_dev_t structure");
#endif
#ifdef __cplusplus #ifdef __cplusplus
} }
#endif #endif