feedc0de/esp-idf
1
0
Fork 0
forked from espressif/esp-idf
Code Pull Requests Activity

test more freq

Browse Source
This commit is contained in:
laokaiyao
2022-12-21 17:31:38 +08:00
parent f44aa9bcc5
commit 705ddd221f
1 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
components/driver/test_apps/i2s_test_apps/i2s/main/test_i2s.c
View File

@@ -747,15 +747,15 @@ static void i2s_test_common_sample_rate(i2s_chan_handle_t rx_chan, i2s_std_clk_c
esp_rom_gpio_connect_in_signal(MASTER_WS_IO, pcnt_periph_signals.groups[0].units[0].channels[0].pulse_sig, 0); esp_rom_gpio_connect_in_signal(MASTER_WS_IO, pcnt_periph_signals.groups[0].units[0].channels[0].pulse_sig, 0);
// Test common sample rate // Test common sample rate
uint32_t test_freq[15] = {8000, 11025, 12000, 16000, 22050, 24000, uint32_t test_freq[16] = {8000, 10000, 11025, 12000, 16000, 22050, 24000,
32000, 44100, 48000, 64000, 88200, 96000, 32000, 44100, 48000, 64000, 88200, 96000,
128000, 144000, 196000}; 128000, 144000, 196000};
int real_pulse = 0; int real_pulse = 0;
int case_cnt = 15; int case_cnt = 16;
#if SOC_I2S_HW_VERSION_2 #if SOC_I2S_HW_VERSION_2
// Can't support a very high sample rate while using XTAL as clock source // Can't support a very high sample rate while using XTAL as clock source
if (clk_cfg->clk_src == I2S_CLK_SRC_XTAL) { if (clk_cfg->clk_src == I2S_CLK_SRC_XTAL) {
case_cnt = 9; case_cnt = 10;
} }
#endif #endif
for (int i = 0; i < case_cnt; i++) { for (int i = 0; i < case_cnt; i++) {