feedc0de/esp-idf
1
0
Fork 0
forked from espressif/esp-idf
Code Pull Requests Activity

fix: fix s3 bbpll cali fail bug

Browse Source
This commit is contained in:
hongshuqing
2024-02-19 14:33:40 +08:00
parent f2d72feab8
commit fbe83d8738
1 changed files with 1 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
components/esp_hw_support/port/esp32s3/rtc_clk.c
View File

@ -191,7 +191,7 @@ void rtc_clk_bbpll_configure(rtc_xtal_freq_t xtal_freq, int pll_freq)
uint8_t dr3; uint8_t dr3;
uint8_t dchgp; uint8_t dchgp;
uint8_t dcur; uint8_t dcur;
uint8_t dbias; uint8_t dbias = 3;
/* BBPLL CALIBRATION START */ /* BBPLL CALIBRATION START */
CLEAR_PERI_REG_MASK(I2C_MST_ANA_CONF0_REG, I2C_MST_BBPLL_STOP_FORCE_HIGH); CLEAR_PERI_REG_MASK(I2C_MST_ANA_CONF0_REG, I2C_MST_BBPLL_STOP_FORCE_HIGH);
@ -209,7 +209,6 @@ void rtc_clk_bbpll_configure(rtc_xtal_freq_t xtal_freq, int pll_freq)
dr3 = 0; dr3 = 0;
dchgp = 5; dchgp = 5;
dcur = 3; dcur = 3;
dbias = 2;
break; break;
case RTC_XTAL_FREQ_32M: case RTC_XTAL_FREQ_32M:
div_ref = 1; div_ref = 1;
@ -218,7 +217,6 @@ void rtc_clk_bbpll_configure(rtc_xtal_freq_t xtal_freq, int pll_freq)
dr3 = 1; dr3 = 1;
dchgp = 4; dchgp = 4;
dcur = 0; dcur = 0;
dbias = 2;
break; break;
default: default:
div_ref = 0; div_ref = 0;
@ -227,7 +225,6 @@ void rtc_clk_bbpll_configure(rtc_xtal_freq_t xtal_freq, int pll_freq)
dr3 = 0; dr3 = 0;
dchgp = 5; dchgp = 5;
dcur = 3; dcur = 3;
dbias = 2;
break; break;
} }
REGI2C_WRITE(I2C_BBPLL, I2C_BBPLL_MODE_HF, 0x6B); REGI2C_WRITE(I2C_BBPLL, I2C_BBPLL_MODE_HF, 0x6B);
@ -243,7 +240,6 @@ void rtc_clk_bbpll_configure(rtc_xtal_freq_t xtal_freq, int pll_freq)
dr3 = 0; dr3 = 0;
dchgp = 5; dchgp = 5;
dcur = 3; dcur = 3;
dbias = 2;
break; break;
case RTC_XTAL_FREQ_32M: case RTC_XTAL_FREQ_32M:
div_ref = 1; div_ref = 1;
@ -252,7 +248,6 @@ void rtc_clk_bbpll_configure(rtc_xtal_freq_t xtal_freq, int pll_freq)
dr3 = 0; dr3 = 0;
dchgp = 5; dchgp = 5;
dcur = 3; dcur = 3;
dbias = 2;
break; break;
default: default:
div_ref = 0; div_ref = 0;
@ -261,7 +256,6 @@ void rtc_clk_bbpll_configure(rtc_xtal_freq_t xtal_freq, int pll_freq)
dr3 = 0; dr3 = 0;
dchgp = 5; dchgp = 5;
dcur = 3; dcur = 3;
dbias = 2;
break; break;
} }
REGI2C_WRITE(I2C_BBPLL, I2C_BBPLL_MODE_HF, 0x69); REGI2C_WRITE(I2C_BBPLL, I2C_BBPLL_MODE_HF, 0x69);