Logo
Explore Help
Sign In
feedc0de/esp-idf
1
0
Fork 0
You've already forked esp-idf
forked from espressif/esp-idf
Code Pull Requests Activity
Files
05e09a5bacb231f3699815801feff035a0e26a0a
esp-idf/components/soc
T
History
Angus Gratton 05e09a5bac ci: Only run XTAL unit tests assuming board has an XTAL, run less repeats
2018-05-15 15:43:24 +08:00
..
esp32
ci: Only run XTAL unit tests assuming board has an XTAL, run less repeats
2018-05-15 15:43:24 +08:00
include/soc
Especially when internal memory fills up, some FreeRTOS structures (queues etc) get allocated in psram. These structures also contain a spinlock, which needs an atomic-compare-swap operation to work. The psram hardware, however, does not support this operation. As a workaround, this patch detects these spinlocks and will, instead of S32C1I, use equivalent C-code to simulate the behaviour, with an (internal) mux for atomicity.
2018-02-02 17:11:06 +08:00
test
soc: add source code of rtc_clk, rtc_pm
2017-04-11 15:45:54 +08:00
component.mk
Add initial SPI RAM support. This adds support for an ESP-PSRAM32 chip connected to the default flash pins and GPIO 16 and 17. The RAM is mapped to address 0x3F800000, but otherwise ignored by esp-idf as of yet.
2017-09-04 12:05:49 +08:00
Powered by Gitea Version: 1.26.1 Page: 559ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API