This website requires JavaScript.
Explore
Help
Sign In
feedc0de
/
esp-idf
Watch
1
Star
0
Fork
0
forked from
espressif/esp-idf
Code
Pull Requests
Activity
Files
a8d39ab4e401553bc12e0bc6200caa2935483dca
esp-idf
/
components
/
ulp
T
History
Sudeep Mohanty
7acc152f1c
Merge branch 'bugfix/rtc_i2c_not_in_od_mode' into 'master'
...
fix(ulp_riscv): Updated RTC I2C to use open-drain IOs See merge request
espressif/esp-idf!28799
2024-02-06 15:40:24 +08:00
..
cmake
feat(ulp-riscv): Added support for RTC IO interrupts for ULP RISC-V
2024-01-18 15:59:45 +01:00
ld
feat(ulp-riscv): Added interrupt vector handling for ULP RISC-V
2024-01-18 15:59:27 +01:00
lp_core
feat(lp_core): add support for lp timer and lp gpio on P4
2024-02-06 09:41:20 +08:00
test_apps
feat(lp_core): add support for lp timer and lp gpio on P4
2024-02-06 09:41:20 +08:00
ulp_common
fix(ulp): enable astyle linter and format ULP component
2024-01-22 11:43:38 +08:00
ulp_fsm
fix(ulp): enable astyle linter and format ULP component
2024-01-22 11:43:38 +08:00
ulp_riscv
fix(ulp_riscv): Updated RTC I2C to use open-drain IOs
2024-01-30 14:54:45 +01:00
CMakeLists.txt
feat(ulp/lp_core): Added basic support for building and running a LP-Core app on ESP32P4
2023-11-29 10:50:40 +08:00
component_ulp_common.cmake
ulp: added basic support for building and running a binary in the lp core
2023-03-09 10:12:23 +08:00
esp32ulp_mapgen.py
ulp: esp32ulp_mapgen: remove the special case for RISC-V, cleanup
2022-08-30 02:34:28 +02:00
Kconfig
feat(ulp/lp_core): Added basic support for building and running a LP-Core app on ESP32P4
2023-11-29 10:50:40 +08:00
project_include.cmake
ulp: added basic support for building and running a binary in the lp core
2023-03-09 10:12:23 +08:00
sdkconfig.rename.esp32
soc: moved kconfig options out of the target component.
2022-04-21 12:09:43 +08:00
sdkconfig.rename.esp32s2
soc: moved kconfig options out of the target component.
2022-04-21 12:09:43 +08:00