This website requires JavaScript.
Explore
Help
Sign In
feedc0de
/
esp-idf
Watch
1
Star
0
Fork
0
forked from
espressif/esp-idf
Code
Pull Requests
Activity
Files
f9f32d4e5fe0fd612fd1a96daed81ff2f87ea7cc
esp-idf
/
components
/
ulp
T
History
Sudeep Mohanty
94e2516f6c
feat(ulp-riscv): Added support for RTC IO interrupts for ULP RISC-V
...
This commit adds a feature to register RTC IO interrupt handlers for the ULP RISC-V co-processor.
2024-01-18 15:59:45 +01:00
..
cmake
feat(ulp-riscv): Added support for RTC IO interrupts for ULP RISC-V
2024-01-18 15:59:45 +01:00
ld
feat(ulp-riscv): Added interrupt vector handling for ULP RISC-V
2024-01-18 15:59:27 +01:00
lp_core
feat(ulp): add api to get lp_cpu wakeup cause and clear wakeup source at startup
2023-12-18 11:29:53 +08:00
test_apps
Merge branch 'contrib/github_pr_12785' into 'master'
2024-01-12 12:03:52 +08:00
ulp_common
change(ulp): added test for ulp adc init/deinit
2024-01-04 10:55:25 +08:00
ulp_fsm
fix ULP FSM reg ops with addr > 0xFF
2023-06-12 18:59:25 +10:00
ulp_riscv
feat(ulp-riscv): Added support for RTC IO interrupts for ULP RISC-V
2024-01-18 15:59:45 +01:00
CMakeLists.txt
feat(ulp/lp_core): Added basic support for building and running a LP-Core app on ESP32P4
2023-11-29 10:50:40 +08:00
component_ulp_common.cmake
ulp: added basic support for building and running a binary in the lp core
2023-03-09 10:12:23 +08:00
esp32ulp_mapgen.py
ulp: esp32ulp_mapgen: remove the special case for RISC-V, cleanup
2022-08-30 02:34:28 +02:00
Kconfig
feat(ulp/lp_core): Added basic support for building and running a LP-Core app on ESP32P4
2023-11-29 10:50:40 +08:00
project_include.cmake
ulp: added basic support for building and running a binary in the lp core
2023-03-09 10:12:23 +08:00
sdkconfig.rename.esp32
soc: moved kconfig options out of the target component.
2022-04-21 12:09:43 +08:00
sdkconfig.rename.esp32s2
soc: moved kconfig options out of the target component.
2022-04-21 12:09:43 +08:00