Logo
Explore Help
Sign In
feedc0de/esp-idf
1
0
Fork 0
You've already forked esp-idf
forked from espressif/esp-idf
Code Pull Requests Activity
Files
v3.1-dev
esp-idf/components/soc/esp32
History
Jiang Jiang Jian c672fc54fd Merge branch 'feature/ledc_more_meaningful_parameter_names' into 'master'
Provided more meaningful parameter names by renaming 'bit_num' to 'duty_resoluti…

See merge request !1440
2017-12-01 19:33:53 +08:00
..
include/soc
Merge branch 'feature/ledc_more_meaningful_parameter_names' into 'master'
2017-12-01 19:33:53 +08:00
test
soc/rtc: add tests for CPU frequency switching
2017-10-26 19:53:53 +08:00
cpu_util.c
esp_restart: fix possible race while stalling other CPU, enable WDT early
2017-10-26 19:53:53 +08:00
i2c_apll.h
soc: add source code of rtc_clk, rtc_pm
2017-04-11 15:45:54 +08:00
i2c_bbpll.h
soc: add source code of rtc_clk, rtc_pm
2017-04-11 15:45:54 +08:00
i2c_rtc_clk.h
soc: add source code of rtc_clk, rtc_pm
2017-04-11 15:45:54 +08:00
rtc_clk.c
soc/rtc: don't power down BIAS_I2C along with APLL if other PLL is used
2017-11-20 15:27:16 +08:00
rtc_init.c
soc/rtc: add function to get/set VDDSDIO configuration
2017-11-03 15:49:09 +08:00
rtc_pm.c
soc: add source code of rtc_clk, rtc_pm
2017-04-11 15:45:54 +08:00
rtc_sleep.c
soc/rtc: add function to get/set VDDSDIO configuration
2017-11-03 15:49:09 +08:00
rtc_time.c
soc/rtc: add a function to wait for slow clock cycle
2017-10-26 19:53:53 +08:00
soc_log.h
soc: add source code of rtc_clk, rtc_pm
2017-04-11 15:45:54 +08:00
soc_memory_layout.c
Add logic to make external RAM usable with malloc()
2017-09-28 17:17:50 +08:00
Powered by Gitea Version: 1.25.4 Page: 530ms Template: 2ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API