feedc0de/ghidra-xtensa
1
0
Fork 0
forked from yath/ghidra-xtensa
Code Pull Requests Activity

Fix JX’s target.

Browse Source 
Jump to where the register is pointing in RAM, not to the register.
This commit is contained in:
Sebastian Schmidt
2019-06-23 11:15:05 +02:00
parent 525579b938
commit 10c070465a
2 changed files with 2 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
README.md
View File

@@ -16,8 +16,7 @@ Or download a pre-built release and unzip it to `Ghidra/Processors`.
# Bugs # Bugs
* Some calculations are wrong, causing Ghidra to miscalculate a jump target. * Probably a lot in instructions I did not yet happen to encouter. Pull requests
* Probably a lot of others in instructions I did not yet happen to encouter. Pull requests
appreciated. appreciated.
# TODO # TODO

2
data/languages/xtensaInstructions.sinc
View File

@@ -521,7 +521,7 @@ macro extract_bit(val, bit, result) {
# JX - Uncoditional Jump Register, pg. 368. # JX - Uncoditional Jump Register, pg. 368.
:jx as is op2 = 0 & op1 = 0 & ar = 0 & as & u2_6.7 = 0b10 & u2_4.5 = 0b10 & op0 = 0 { :jx as is op2 = 0 & op1 = 0 & ar = 0 & as & u2_6.7 = 0b10 & u2_4.5 = 0b10 & op0 = 0 {
goto as; goto [as];
} }
# L8UI - Load 8-bit Unsigned, pg. 369. # L8UI - Load 8-bit Unsigned, pg. 369.