yath/ghidra-xtensa
1
0
Fork 1
mirror of https://github.com/yath/ghidra-xtensa.git synced 2025-08-04 03:14:28 +02:00
Code Issues Packages Projects Releases Wiki Activity

Remove some XXXs

Browse Source 
@mumbel says looks good.
This commit is contained in:
Sebastian Schmidt
2020-01-04 16:07:07 +01:00
parent 868699f570
commit 66fc608881
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
data/languages/xtensaInstructions.sinc
View File

@@ -1069,13 +1069,13 @@ macro extract_bit(val, bit, result) {
# SLL - Shift Left Logical, pg. 524. # SLL - Shift Left Logical, pg. 524.
:sll ar, as is op2 = 0b1010 & op1 = 0b0001 & ar & as & at = 0 & op0 = 0 { :sll ar, as is op2 = 0b1010 & op1 = 0b0001 & ar & as & at = 0 & op0 = 0 {
local sa:1 = 32 - (sar & 0xf); # XXX check this local sa:1 = 32 - (sar & 0xf);
ar = as << sa; ar = as << sa;
} }
# SLLI - Shift Left Logical Immediate, pg. 525. # SLLI - Shift Left Logical Immediate, pg. 525.
:slli ar, as, u5_4.7_20 is u3_21.23 = 0 & u5_4.7_20 & op1 = 0b0001 & ar & as & op0 = 0 { :slli ar, as, u5_4.7_20 is u3_21.23 = 0 & u5_4.7_20 & op1 = 0b0001 & ar & as & op0 = 0 {
local sa:1 = 32 - u5_4.7_20; # XXX check this local sa:1 = 32 - u5_4.7_20;
ar = as << sa; ar = as << sa;
} }