Bodmer/TFT_eSPI
1
0
Fork 1
mirror of https://github.com/Bodmer/TFT_eSPI.git synced 2025-08-09 23:54:43 +02:00
Code Issues Packages Projects Releases Wiki Activity

Issue #505

Browse Source 
ILI9488 not compliant to datasheet with extra clock pulse?
This commit is contained in:
Bodmer
2020-01-02 00:50:49 +00:00
committed by GitHub
parent 962cec85aa
commit 3115285b05
1 changed files with 6 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

12
TFT_eSPI.cpp
View File

@@ -906,7 +906,7 @@ void TFT_eSPI::readRect(int32_t x, int32_t y, int32_t w, int32_t h, uint16_t *da
uint32_t len = w * h; uint32_t len = w * h;
while (len--) { while (len--) {
#if !defined (ILI9488_DRIVER) //#if !defined (ILI9488_DRIVER)
// Read the 3 RGB bytes, colour is actually only in the top 6 bits of each byte // Read the 3 RGB bytes, colour is actually only in the top 6 bits of each byte
// as the TFT stores colours as 18 bits // as the TFT stores colours as 18 bits
@@ -914,15 +914,15 @@ void TFT_eSPI::readRect(int32_t x, int32_t y, int32_t w, int32_t h, uint16_t *da
uint8_t g = tft_Read_8(); uint8_t g = tft_Read_8();
uint8_t b = tft_Read_8(); uint8_t b = tft_Read_8();
#else //#else
// The 6 colour bits are in LS 6 bits of each byte but we do not include the extra clock pulse // The 6 colour bits are in LS 6 bits of each byte but we do not include the extra clock pulse
// so we use a trick and mask the middle 6 bits of the byte, then only shift 1 place left // so we use a trick and mask the middle 6 bits of the byte, then only shift 1 place left
uint8_t r = (tft_Read_8()&0x7E)<<1; // uint8_t r = (tft_Read_8()&0x7E)<<1;
uint8_t g = (tft_Read_8()&0x7E)<<1; // uint8_t g = (tft_Read_8()&0x7E)<<1;
uint8_t b = (tft_Read_8()&0x7E)<<1; // uint8_t b = (tft_Read_8()&0x7E)<<1;
#endif //#endif
// Swapped colour byte order for compatibility with pushRect() // Swapped colour byte order for compatibility with pushRect()
*data++ = (r & 0xF8) | (g & 0xE0) >> 5 | (b & 0xF8) << 5 | (g & 0x1C) << 11; *data++ = (r & 0xF8) | (g & 0xE0) >> 5 | (b & 0xF8) << 5 | (g & 0x1C) << 11;