espressif/esp-idf
1
0
Fork 1
mirror of https://github.com/espressif/esp-idf.git synced 2025-07-30 10:47:19 +02:00
Code Issues Packages Projects Releases Wiki Activity

Merge branch 'fix/dram_dma_aligned_attr_for_p4_v5.3' into 'release/v5.3'

Browse Source 
fix(esp_common): Fix DRAM_DMA_ALIGNED_ATTR for ESP32-P4 (v5.3)

See merge request espressif/esp-idf!38644
This commit is contained in:
Marius Vikhammer
2025-04-24 13:34:35 +08:00
parent ae2b54430d e89352080f
commit 2f084e47c9
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
components/esp_common/include/esp_attr.h
View File

@ -1,6 +1,6 @@
/* /*
* SPDX-FileCopyrightText: 2015-2022 Espressif Systems (Shanghai) CO LTD * SPDX-FileCopyrightText: 2015-2025 Espressif Systems (Shanghai) CO LTD
* *
* SPDX-License-Identifier: Apache-2.0 * SPDX-License-Identifier: Apache-2.0
*/ */
@ -61,7 +61,7 @@ extern "C" {
#define DMA_ATTR WORD_ALIGNED_ATTR DRAM_ATTR #define DMA_ATTR WORD_ALIGNED_ATTR DRAM_ATTR
//Force data to be placed in DRAM and aligned according to DMA and cache's requirement //Force data to be placed in DRAM and aligned according to DMA and cache's requirement
#if SOC_CACHE_INTERNAL_MEM_VIA_L1CACHE #if CONFIG_SOC_CACHE_INTERNAL_MEM_VIA_L1CACHE
#define DRAM_DMA_ALIGNED_ATTR __attribute__((aligned(CONFIG_CACHE_L1_CACHE_LINE_SIZE))) DRAM_ATTR #define DRAM_DMA_ALIGNED_ATTR __attribute__((aligned(CONFIG_CACHE_L1_CACHE_LINE_SIZE))) DRAM_ATTR
#else #else
#define DRAM_DMA_ALIGNED_ATTR WORD_ALIGNED_ATTR DRAM_ATTR #define DRAM_DMA_ALIGNED_ATTR WORD_ALIGNED_ATTR DRAM_ATTR