espressif/esp-idf
1
0
Fork 1
mirror of https://github.com/espressif/esp-idf.git synced 2025-11-04 00:51:42 +01:00
Code Issues Packages Projects Releases Wiki Activity

Merge branch 'Fix/update_reset_reason' into 'master'

Browse Source 
update reset reason for c3/s3/h2

See merge request espressif/esp-idf!14747
This commit is contained in:
Jiang Jiang Jian
2021-09-18 07:03:50 +00:00
parent bc7b372c24 f913a10a22
commit 3b48b7e663
6 changed files with 44 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
components/soc/esp32h2/include/soc/reset_reasons.h
View File

@@ -52,7 +52,10 @@ typedef enum {
RESET_REASON_SYS_SUPER_WDT = 0x12, // Super watch dog resets the digital core and rtc module
RESET_REASON_SYS_CLK_GLITCH = 0x13, // Glitch on clock resets the digital core and rtc module
RESET_REASON_CORE_EFUSE_CRC = 0x14, // eFuse CRC error resets the digital core
RESET_REASON_CORE_USB_UART = 0x15, // USB UART resets the digital core
RESET_REASON_CORE_USB_JTAG = 0x16, // USB JTAG resets the digital core
RESET_REASON_CORE_PWR_GLITCH = 0x17, // Glitch on power resets the digital core
RESET_REASON_CPU_JTAG = 0x18, // JTAG resets the CPU
} soc_reset_reason_t;