espressif/esp-idf
1
0
Fork 1
mirror of https://github.com/espressif/esp-idf.git synced 2025-08-02 12:14:32 +02:00
Code Issues Packages Projects Releases Wiki Activity

esp_common: allow placing panic handler into IRAM on ESP32-S2

Browse Source
This commit is contained in:
Ivan Grokhotkov
2020-07-22 21:57:58 +02:00
committed by bot
parent dddcc2ede8
commit 8749c46284
3 changed files with 2 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
components/esp_common/Kconfig
View File

@@ -195,7 +195,6 @@ menu "Common ESP-related"
config ESP_PANIC_HANDLER_IRAM config ESP_PANIC_HANDLER_IRAM
bool "Place panic handler code in IRAM" bool "Place panic handler code in IRAM"
default n default n
depends on IDF_TARGET_ESP32 # pending ESP32-S2 support
help help
If this option is disabled (default), the panic handler code is placed in flash not IRAM. If this option is disabled (default), the panic handler code is placed in flash not IRAM.
This means that if ESP-IDF crashes while flash cache is disabled, the panic handler will This means that if ESP-IDF crashes while flash cache is disabled, the panic handler will

2
docs/en/api-guides/fatal-errors.rst
View File

@@ -62,8 +62,6 @@ Behavior of panic handler is affected by two other configuration options.
- If :doc:`Core Dump <core_dump>` feature is enabled, then system state (task stacks and registers) will be dumped either to Flash or UART, for later analysis. - If :doc:`Core Dump <core_dump>` feature is enabled, then system state (task stacks and registers) will be dumped either to Flash or UART, for later analysis.
.. only:: esp32
- If :ref:`CONFIG_ESP_PANIC_HANDLER_IRAM` is disabled (disabled by default), the panic handler code is placed in flash memory not IRAM. This means that if ESP-IDF crashes while flash cache is disabled, the panic handler will automatically re-enable flash cache before running GDB Stub or Core Dump. This adds some minor risk, if the flash cache status is also corrupted during the crash. - If :ref:`CONFIG_ESP_PANIC_HANDLER_IRAM` is disabled (disabled by default), the panic handler code is placed in flash memory not IRAM. This means that if ESP-IDF crashes while flash cache is disabled, the panic handler will automatically re-enable flash cache before running GDB Stub or Core Dump. This adds some minor risk, if the flash cache status is also corrupted during the crash.
If this option is enabled, the panic handler code is placed in IRAM. This allows the panic handler to run without needing to re-enable cache first. This may be necessary to debug some complex issues with crashes while flash cache is disabled (for example, when writing to SPI flash). If this option is enabled, the panic handler code is placed in IRAM. This allows the panic handler to run without needing to re-enable cache first. This may be necessary to debug some complex issues with crashes while flash cache is disabled (for example, when writing to SPI flash).

1
tools/test_apps/system/build_test/sdkconfig.ci.panic_handler_iram Normal file
View File

@@ -0,0 +1 @@
CONFIG_ESP_PANIC_HANDLER_IRAM=y