espressif/esp-idf
1
0
Fork 1
mirror of https://github.com/espressif/esp-idf.git synced 2025-07-30 02:37:19 +02:00
Code Issues Packages Projects Releases Wiki Activity

fix(i2s): fixed mismatch of the i2s and gdma iram-safe config

Browse Source 
Closes https://github.com/espressif/esp-idf/issues/15533
This commit is contained in:
laokaiyao
2025-03-18 16:20:15 +08:00
parent 8685219916
commit 8c9ed6c4e1
2 changed files with 2 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
components/esp_driver_i2s/Kconfig
View File

@ -3,6 +3,7 @@ menu "ESP-Driver:I2S Configurations"
config I2S_ISR_IRAM_SAFE config I2S_ISR_IRAM_SAFE
bool "I2S ISR IRAM-Safe" bool "I2S ISR IRAM-Safe"
default n default n
select GDMA_ISR_IRAM_SAFE if SOC_GDMA_SUPPORTED
help help
Ensure the I2S interrupt is IRAM-Safe by allowing the interrupt handler to be Ensure the I2S interrupt is IRAM-Safe by allowing the interrupt handler to be
executable when the cache is disabled (e.g. SPI Flash write). executable when the cache is disabled (e.g. SPI Flash write).

2
components/esp_driver_i2s/i2s_private.h
View File

@ -31,7 +31,7 @@ extern "C" {
// If ISR handler is allowed to run whilst cache is disabled, // If ISR handler is allowed to run whilst cache is disabled,
// Make sure all the code and related variables used by the handler are in the SRAM // Make sure all the code and related variables used by the handler are in the SRAM
#if CONFIG_I2S_ISR_IRAM_SAFE #if CONFIG_I2S_ISR_IRAM_SAFE || CONFIG_GDMA_ISR_IRAM_SAFE
#define I2S_INTR_ALLOC_FLAGS (ESP_INTR_FLAG_IRAM | ESP_INTR_FLAG_INTRDISABLED | ESP_INTR_FLAG_SHARED) #define I2S_INTR_ALLOC_FLAGS (ESP_INTR_FLAG_IRAM | ESP_INTR_FLAG_INTRDISABLED | ESP_INTR_FLAG_SHARED)
#define I2S_MEM_ALLOC_CAPS (MALLOC_CAP_INTERNAL | MALLOC_CAP_8BIT) #define I2S_MEM_ALLOC_CAPS (MALLOC_CAP_INTERNAL | MALLOC_CAP_8BIT)
#else #else