change(soc): rename SOC_CPU_WATCHPOINT_SIZE to SOC_CPU_WATCHPOINT_MAX_REGION_SIZE

This commit is contained in:
wuzhenghui
2023-11-16 10:26:29 +08:00
parent ff3ca9300a
commit eb45eec5db
14 changed files with 31 additions and 31 deletions

View File

@@ -255,7 +255,7 @@ config SOC_CPU_WATCHPOINTS_NUM
int int
default 2 default 2
config SOC_CPU_WATCHPOINT_SIZE config SOC_CPU_WATCHPOINT_MAX_REGION_SIZE
int int
default 64 default 64

View File

@@ -1,6 +1,6 @@
/* /*
* SPDX-FileCopyrightText: 2020-2022 Espressif Systems (Shanghai) CO LTD * SPDX-FileCopyrightText: 2020-2023 Espressif Systems (Shanghai) CO LTD
* *
* SPDX-License-Identifier: Apache-2.0 * SPDX-License-Identifier: Apache-2.0
*/ */
@@ -148,7 +148,7 @@
#define SOC_CPU_BREAKPOINTS_NUM 2 #define SOC_CPU_BREAKPOINTS_NUM 2
#define SOC_CPU_WATCHPOINTS_NUM 2 #define SOC_CPU_WATCHPOINTS_NUM 2
#define SOC_CPU_WATCHPOINT_SIZE 64 // bytes #define SOC_CPU_WATCHPOINT_MAX_REGION_SIZE 64 // bytes
/*-------------------------- DAC CAPS ----------------------------------------*/ /*-------------------------- DAC CAPS ----------------------------------------*/
#define SOC_DAC_CHAN_NUM 2 #define SOC_DAC_CHAN_NUM 2

View File

@@ -195,7 +195,7 @@ config SOC_CPU_WATCHPOINTS_NUM
int int
default 2 default 2
config SOC_CPU_WATCHPOINT_SIZE config SOC_CPU_WATCHPOINT_MAX_REGION_SIZE
hex hex
default 0x80000000 default 0x80000000

View File

@@ -1,5 +1,5 @@
/* /*
* SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD * SPDX-FileCopyrightText: 2021-2023 Espressif Systems (Shanghai) CO LTD
* *
* SPDX-License-Identifier: Apache-2.0 * SPDX-License-Identifier: Apache-2.0
*/ */
@@ -94,7 +94,7 @@
#define SOC_CPU_BREAKPOINTS_NUM 2 #define SOC_CPU_BREAKPOINTS_NUM 2
#define SOC_CPU_WATCHPOINTS_NUM 2 #define SOC_CPU_WATCHPOINTS_NUM 2
#define SOC_CPU_WATCHPOINT_SIZE 0x80000000 // bytes #define SOC_CPU_WATCHPOINT_MAX_REGION_SIZE 0x80000000 // bytes
#define SOC_CPU_IDRAM_SPLIT_USING_PMP 1 #define SOC_CPU_IDRAM_SPLIT_USING_PMP 1

View File

@@ -283,7 +283,7 @@ config SOC_CPU_WATCHPOINTS_NUM
int int
default 8 default 8
config SOC_CPU_WATCHPOINT_SIZE config SOC_CPU_WATCHPOINT_MAX_REGION_SIZE
hex hex
default 0x80000000 default 0x80000000

View File

@@ -1,5 +1,5 @@
/* /*
* SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD * SPDX-FileCopyrightText: 2021-2023 Espressif Systems (Shanghai) CO LTD
* *
* SPDX-License-Identifier: Apache-2.0 * SPDX-License-Identifier: Apache-2.0
*/ */
@@ -126,7 +126,7 @@
#define SOC_CPU_BREAKPOINTS_NUM 8 #define SOC_CPU_BREAKPOINTS_NUM 8
#define SOC_CPU_WATCHPOINTS_NUM 8 #define SOC_CPU_WATCHPOINTS_NUM 8
#define SOC_CPU_WATCHPOINT_SIZE 0x80000000 // bytes #define SOC_CPU_WATCHPOINT_MAX_REGION_SIZE 0x80000000 // bytes
/*-------------------------- DIGITAL SIGNATURE CAPS ----------------------------------------*/ /*-------------------------- DIGITAL SIGNATURE CAPS ----------------------------------------*/
/** The maximum length of a Digital Signature in bits. */ /** The maximum length of a Digital Signature in bits. */

View File

@@ -339,7 +339,7 @@ config SOC_CPU_WATCHPOINTS_NUM
int int
default 4 default 4
config SOC_CPU_WATCHPOINT_SIZE config SOC_CPU_WATCHPOINT_MAX_REGION_SIZE
hex hex
default 0x80000000 default 0x80000000

View File

@@ -140,7 +140,7 @@
#define SOC_CPU_BREAKPOINTS_NUM 4 #define SOC_CPU_BREAKPOINTS_NUM 4
#define SOC_CPU_WATCHPOINTS_NUM 4 #define SOC_CPU_WATCHPOINTS_NUM 4
#define SOC_CPU_WATCHPOINT_SIZE 0x80000000 // bytes #define SOC_CPU_WATCHPOINT_MAX_REGION_SIZE 0x80000000 // bytes
#define SOC_CPU_HAS_PMA 1 #define SOC_CPU_HAS_PMA 1
#define SOC_CPU_IDRAM_SPLIT_USING_PMP 1 #define SOC_CPU_IDRAM_SPLIT_USING_PMP 1

View File

@@ -327,7 +327,7 @@ config SOC_CPU_WATCHPOINTS_NUM
int int
default 4 default 4
config SOC_CPU_WATCHPOINT_SIZE config SOC_CPU_WATCHPOINT_MAX_REGION_SIZE
hex hex
default 0x80000000 default 0x80000000

View File

@@ -138,7 +138,7 @@
#define SOC_CPU_BREAKPOINTS_NUM 4 #define SOC_CPU_BREAKPOINTS_NUM 4
#define SOC_CPU_WATCHPOINTS_NUM 4 #define SOC_CPU_WATCHPOINTS_NUM 4
#define SOC_CPU_WATCHPOINT_SIZE 0x80000000 // bytes #define SOC_CPU_WATCHPOINT_MAX_REGION_SIZE 0x80000000 // bytes
#define SOC_CPU_HAS_PMA 1 #define SOC_CPU_HAS_PMA 1
#define SOC_CPU_IDRAM_SPLIT_USING_PMP 1 #define SOC_CPU_IDRAM_SPLIT_USING_PMP 1

View File

@@ -295,7 +295,7 @@ config SOC_CPU_WATCHPOINTS_NUM
int int
default 2 default 2
config SOC_CPU_WATCHPOINT_SIZE config SOC_CPU_WATCHPOINT_MAX_REGION_SIZE
int int
default 64 default 64

View File

@@ -135,7 +135,7 @@
#define SOC_CPU_BREAKPOINTS_NUM 2 #define SOC_CPU_BREAKPOINTS_NUM 2
#define SOC_CPU_WATCHPOINTS_NUM 2 #define SOC_CPU_WATCHPOINTS_NUM 2
#define SOC_CPU_WATCHPOINT_SIZE 64 // bytes #define SOC_CPU_WATCHPOINT_MAX_REGION_SIZE 64 // bytes
/*-------------------------- DAC CAPS ----------------------------------------*/ /*-------------------------- DAC CAPS ----------------------------------------*/
#define SOC_DAC_CHAN_NUM 2 #define SOC_DAC_CHAN_NUM 2

View File

@@ -339,7 +339,7 @@ config SOC_CPU_WATCHPOINTS_NUM
int int
default 2 default 2
config SOC_CPU_WATCHPOINT_SIZE config SOC_CPU_WATCHPOINT_MAX_REGION_SIZE
int int
default 64 default 64

View File

@@ -129,7 +129,7 @@
#define SOC_CPU_BREAKPOINTS_NUM 2 #define SOC_CPU_BREAKPOINTS_NUM 2
#define SOC_CPU_WATCHPOINTS_NUM 2 #define SOC_CPU_WATCHPOINTS_NUM 2
#define SOC_CPU_WATCHPOINT_SIZE 64 // bytes #define SOC_CPU_WATCHPOINT_MAX_REGION_SIZE 64 // bytes
/*-------------------------- DIGITAL SIGNATURE CAPS ----------------------------------------*/ /*-------------------------- DIGITAL SIGNATURE CAPS ----------------------------------------*/
/** The maximum length of a Digital Signature in bits. */ /** The maximum length of a Digital Signature in bits. */